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With shrinking feature sizes, much more transistors can be integrated on a
single chip. Moore’s Law has been followed closely in the past decades, resulting in
larger and faster chips every year. In order to design larger and faster chips in deep
submicron (DSM) technology, it is necessary to perform early design planning.
In this dissertation, we present several algorithms for a number of VLSI design
planning problems.
First, we propose a method to integrate interconnect planning with oor-
planning. Our approach is based on the Wong-Liu oorplanning algorithm. We
perform pin assignment and fast global routing during every iteration of oorplan-
ning. We use a multi-stage simulated annealing approach in which different inter-
connect planning methods are used in different ranges of temperatures to reduce
running time. A temperature adjustment scheme is designed to give smooth transi-
tions between different stages of simulated annealing.
Second, oorplanning problems typically have relatively small number of
blocks (e.g., 50-100) but have a large number of nets (e.g. 20K). Since existing
vii
oorplanning algorithms use simulated annealing which needs to examine a large
number of oorplans, this has made interconnect-centric oorplanning computa-
tionally very expensive. We present approaches that can dramatically improve the
run time of problems with large number of nets and at the same time improve solu-
tion quality.
Third, we propose a method for simultaneous power supply planning and
noise avoidance in oorplan design. Without careful power supply planning in
layout design, the design of chips will suffer from mostly signal integrity problems
including IR-drop,
 
I noise, and IC reliability. Post-route methodologies in solving
signal integrity problem have been applied but they will cause a long turn-around
time, which adds costly delays to time-to-market. We show that the noise avoidance
in power supply planning problem can be formulated as a constrained maximum
ow problem.
Fourth, I/O placement has been a concern in modern IC design. Due to ip-
chip and multi-chip module technologies, I/O can be placed throughout the whole
chip without long wires from the periphery of the chip. However, because of I/O
placement constraints and I/O buffer site building cost, the decision of positions for
placing I/O buffers has become critical. Our objective is to reduce the number of
I/O buffer sites and to decide their positions in an existing standard cell placement.
We formulate it as a minimum cost ow problem.
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Chapter 1
Introduction
With the rapid development of Very Large Scale Integration (VLSI) fabri-
cation technologies, we have reached an era where the minimum feature sizes of
the leading processes is well below .25 . m. Such processes are called deep sub-
micron (DSM) processes. With shrinking feature sizes, much more transistors can
be integrated on a single chip performing different tasks pre-designed in intellec-
tual properties (IPs). Moore’s Law has been followed closely and a huge value in
the electronic market has been introduced. However, at the same time, many new
problems arise. Those problems will force the change of traditional design ow in
electronic design automation (EDA). EDA is one of the key enablers of the semi-
conductor industry and no chip is designed without EDA [38, 50]. In fact, semi-
conductors (or technologies) drive EDA technology, especially in physical design.
Synthesis, placement and routing are enabled by multiple technology constraints,
for example, a logic library, usually in the form of standard cells of the same height
and similar size which simplies placement and routing, decouples technology from
logic and enables synthesis. Furthermore, not long ago interconnect was assumed to
have negligible delay and digital circuits were modeled with lumped components
so that secondary effects like crosstalk could not be analyzed. Power consumption
issues were limited to the power grid. All that has changed.
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With rapid feature size scaling, the circuit performance is increasingly de-
termined by the interconnects instead of devices [19]. Although the use of new
interconnect materials (e.g., copper) is helpful in reducing interconnect delay, they
do not provide the ultimate solution to the increasing performance mismatch be-
tween devices and interconnects. Even with the projected improvements in inter-
connect performance, the global interconnects remain the performance bottleneck.
In conventional VLSI designs, much emphasis has been to design and optimization
of logic and devices. The interconnection was done by either layout designers or
automatic place-and-route tools as an afterthought. Now we need an interconnect-
centric design ow for further interconnect planning throughout the physical design
process.
In physical design phase, the typical netlist usually contains large number
of nets. Also since for many designs under 0.25 . m interconnect delay actually
becomes larger than circuit delay [19], wire delays cannot be ignored in logic de-
sign any more. Moreover, as the technology node approaches .10 . m, inductance
becomes noticeable for long wires at high speed such as busses of several /0/ of
length operating at more than 1-2 GHz [24]. This is already a problem for micro-
processor design. Current solutions do placement and synthesis (or re-synthesis)
together, or start with wire planning, so that wire behavior can be more accurately
estimated from early on in the design process. Therefore, a good quality of oor-
plan with large number of global interconnects is absolutely desired.
Generating satisfactory power supply to meet the requirements of different
components in a single chip is becoming difcult in DSM regime due to reduced
2
power supply voltage, tighter noise margin, and DC voltage drop [7]. Among the
approaches of handling/estimating power delivery [44], the planning of mesh power
rail followed by hierarchical power/ground (P/G) networks designs is still a major
method to design high performance integrated circuits (ICs) [3, 62, 68, 69]. Nev-
ertheless, post-oorplanning power supply synthesis alone cannot guarantee high-
quality power supply under limited routing resources. In many cases, when the
circuit block locations and sizes are xed, the constraints such as voltage drop and
current density are so tight that there is no feasible power network design capable
of keeping power supply noise within a specied margin. In addition, during man-
ufacturing, the number of silicon failures are caused by signal integrity problems,
such as IR-drop,
 
I noise, and electromigration. These problems are on the rise
due to the lack of existing design tools and methodologies to address these issues
effectively.
In order to keep up the performance in technology advances, ip-chip and
multi-chip module (MCM) technologies now allows high-performance ICs and mi-
croprocessors to be built with many more power and I/O connections than in the
past, among which area array bonding is considered a rather better one. Besides
helping solve the power delivery engineering problems, to effectively alleviate volt-
age drop problem we need to focus on the placement of highly power hungry
buffers, I/O buffers. Since area-array style allows I/O buffers to be placed any-
where on the die, we need to be aware of I/O buffer placement constraints to better
the design.
3
1.1 Dissertation Overview
We investigate and develop several algorithms in VLSI design planning. We
rst describe several results that we have already obtained [1417, 35], and then
present our conclusion and future directions.
In chapter 2, we propose a method to combine interconnect planning with
oorplanning. Our approach is based on the Wong-Liu oorplanning algorithm.
We perform pin assignment and fast global routing during every iteration of oor-
planning. We use a multi-stage simulated annealing approach in which different
interconnect planning methods are used in different ranges of temperatures to re-
duce running time. A temperature adjustment scheme is designed to give smooth
transistions between different stages of simulated annealing. Experimental results
show that our approach performs well.
Deeper in the integration of interconnect planning and oorplanning, we
found that the previous approach is not enough for large netlist. Since existing
oorplanning algorithms use simulated annelaing which needs to examine a large
number of oorplans, the increasing number of nets has made interconnect-centric
oorplanning computaionally very expensive. Moreover, there is almost no system-
atic way to resolve the congestion problem in such magnitude of number of nets in
a given oorplan. In chapter 3, we present a simple yet effective approach to signi-
cantly reduce the runtime of interconnect-centric orplanning algorithms. Our idea
is to group common nets between two blocks into a single net. We also present a
more accurate global router for wiring evaluation based on Lagrangian Relaxation.
The new router helps further congestion reduction while doing interconnect plan-
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ning in oorplanning. We have incorporated our algorithms into [17] and observed
dramatic improvement in runtime. For a 33-block 15K-net problem, we reduced
runtime from over 23 hours to less than 50 minutes while getting comparable solu-
tion quality.
Meanwhile, without careful power supply planning in layout, the design of
chips will suffer from mostly signal integrity problems including IR-drop,
 
I noise,
and IC reliability. Post-route methodologies in solving signal integrity problem
have been applied but they will cause a long turn-around time, which adds costly
delays to time-to-market. In chapter 4, we study the problem of simultaneous power
supply planning and noise avoidance as early as in the oorplanning stage. We show
that the noise avoidance in power supply planning problem can be formulated as a
constrained maximum ow problem and present an efcient yet effective heuristic
to handle the problem. Experimental results are encouraging.
Futhermore, along with careful power planning in layout design, I/O place-
ment is becoming critical in modern IC design. The design will suffer from mainly
hot-spot problem and long interconnect length if there is no planning on placing I/O
buffers. There is a certain amount of cost to generate an I/O buffer site, which can
been treated as a cluster of I/O buffers. We cannot just place I/O buffers greedily to
minimize IR drop and wirelength since this will end up generating more I/O buffer
sites and increase the design cost. In chapter 5, we study the problem of I/O buffer
site placement in area-array ASIC designs and propose an algorithm to solve the
problem with respect to design cost reduction. With slight increase in the percent-
age of voltage drop threshold violation, we can obtain much smaller design cost in
5
I/O buffer site placement.
Finally we conclude the dissertation with a summary of our results and a
discussion of future directions in chapter 6.
6
Chapter 2
Integrated Floorplanning and Interconnect Planning
In this chapter, we propose a method to combine interconnect planning with
oorplanning. Our approach is based on the Wong-Liu oorplanning algorithm.
When the positions, orientations, and shapes of the cells are decided, the pin po-
sitions and routing of the interconnects are decided as well. We use a multi-stage
simulated annealing approach in which different interconnect planning methods are
used in different ranges of temperatures to reduce running time. A temperature ad-
justment scheme is designed to give smooth transistions between different stages of
simulated annealing. Experimental results show that our approach performs well.
2.1 Introduction
With VLSI technology entering the DSM era, devices are scaled down to
smaller sizes and placed at an ever increasing proximity. At the same time, with
the increase of die dimensions, more functions are integrated into one chip. All
these signicantly increase the communication between different components, thus
increasing the amount of interconnect on a chip. Moreover, the scaling down of
fabrication geometry also makes interconnect delay a dominant factor in total circuit
delay [20]. These trends make interconnect planning a neccessary step in DSM
7
design [48].
M1 M2
M3
M4
M1
M2
M3
M4
Figure 2.1: Floorplanning greatly inuences interconnect structure
Global interconnects have signicant inuence on system performance in
DSM technologies. Floorplanning, the process of placing functional blocks on the
chip, can signicantly affect the global interconnect structure. (Figure 2.1 shows
two oorplans and their corresponding interconnect structures.) Many oorplan-
ning algorithms have been proposed in the past 20 years [29, 43, 45, 49, 52, 60, 65].
All these algorithms focus on placing the circuit blocks using simple interconnect
cost (e.g., total wire length) to guide the optimization. Without accurate intercon-
nect planning during the oorplanning process, it is difcult for these algorithms
to meet performance constraints due to unexpected long global interconnects re-
sulted in the later routing stage.
In this chapter we propose a method to combine interconnect planning with
oorplanning. Our approach is based on the Wong-Liu oorplanning algorithm [65].
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Recall that the Wong-Liu algorithm uses Polish expressions to represent oorplans
and searches for an optimal oorplan using simulated annealing by iteratively gen-
erating Polish expressions. Every time a Polish expression (i.e., a oorplan) is
examined, the shape of the blocks are optimized and the total wire length is used as
the interconnect cost. Instead of using the total wire length, we propose to perform
careful interconnect planning with respect to the current oorplan being considered
and obtain a much more accurate interconnect cost. The comparison of the original
approach and our new approach is shown in Figure 2.2.
New
Floorplan
Generation Wire Length
Compute Floorplan
Evaluation
Interconnect
Planning
Floorplan Floorplan
Generation Evaluation
Original
Figure 2.2: Floorplanning and interconnect planning
The interconnect planning step performs pin assignment and simple-geometry
routing based on L-shaped and Z-shaped wires. Taking advantage of the nature of
simulated annealing, we use different interconnect planning methods in different
ranges of temperatures to reduce the running time. In particular, we use the con-
ventional wire length estimation by half-perimeter of net bounding box when tem-
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perature is high, use a more accurate interconnect cost based on L-shaped routing
when temperature is in the medium range, and nally use Z-shaped routing when
temperature is low. In order to implement our multiple cost function scheme, we
found that it was necessary to introduce a temperature adjustment method to cope
with the intrinsic discontinuities resulted in the process of switching cost functions.
The rest of the chapter is organized as follows. We introduce the algorithms
for interconnect planning in Section 2.2. Section 2.3 discusses the multi-stage sim-
ulated annealing approach. Section 2.4 reports the experimental results for MCNC
benchmarks and Section 2.5 concludes the chapter.
2.2 Efcient Interconnect Planning
To simplify our discussion, we assume there are two layers for the routing
of global interconnects  one layer for vertical wires and the other layer for hori-
zontal wires. (However, our approach is applicable to designs with more than two
layers.) We allow different layers to have different design rules, i.e., the minimum
wire width and the minimum spacing in each layer are different. In order to esti-
mate congestion/routability, we divide the oorplan into a number of bins by a grid
the same way that it is typically done in global routing [57]. For each bin boundary,
we dene its capacity as the maximum number of nets that can cross it. Clearly, the
capacity of each boundary can be easily computed based on its length (or width)
and the design rules (i.e., minimum wire width and minimum wire spacing) for that
layer. If the number of nets crossing a bin boundary exceeds the capacity of the bin
boundary, we say there is overow. Each global routing solution gives us the num-
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ber of nets crossing each bin boundary, thus giving us detailed congestion/overow
information. Our goal is to plan the interconnects to avoid congestion/overow as
much as possible.
2.2.1 Pin Assignment
The rst step of interconnect planning is pin assignment. After module sizes
and positions are xed in a given oorplan, we determine the pin positions on each
module. A simple strategy is used for efciency. For each net, we connect the
centers of the modules in this net and get the intersection points on the module
boundaries as pin positions, as shown in Figure 2.3. This simple heuristic makes
sense since it tries to minimize total wire length. Note that each module boundary
is partitioned into a number of boundary segments by the grid. Since each boundary
segment can only accomodate a limited number of pins, we should make sure that
the number of pins we assign to each boundary segment does not exceed its capac-
ity. If segment overow occurs, we redistribute some of the pins to neighboring
segments. Another guideline for pin assignment is to evenly distribute the pins so
that no boundary segments are too crowded.
2.2.2 Simple-Geometry Routing
After pin assignment, pin positions are known. We then perform simple-
geometry based global routing to connect the pins. For a net with 1 pins where
1324& , we rst construct a minimum spanning tree connecting the pins using the
Manhattan distance metric. The net is then decomposed into a set of two-terminal
11
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Module 2
Module 1
Pin
Figure 2.3: Pin assignment illustration
nets which correspond to the edges of the minimum spanning tree. After that, we
have a set of nets with only two pins. For each of them, we connect the two pins
using simple-geometry routing based on L-shaped or Z-shaped wires. Since the
algorithms for L-shaped routing and Z-shaped routing are similar, they will be de-
scribed together. Before we do simple-geometry routing, we map the pin positions
of the nets to the corresponding bins. We use a sequential routing approach, that
is, we route one net at a time. There are two steps in our simple-geometry routing
algorithms. The rst step is to use a stochastic approach to obtain the initial global
congestion information. The second step is to utilize the information from the rst
step to route nets one by one.
In the rst step, we estimate the congestion on each bin boundary by the
expected number of nets crossing that boundary. Consider a two-pin net with pins
ﬀ
"65
7
"
%8
"

 and ﬀ$
5
7$9%8+
 . If only L-shaped routes are allowed, there are
at most two routes to connect the two pins, as shown in Figure 2.4. Assume that
each possible route is equally likely, we can add 1/2 to each bin boundary on the
two routes as the net’s contribution to the expected number of nets crossing that
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boundary. For Z-shaped routing, we compute the expected number of nets crossing
each bin boundary as follows. Let / denote the total number of Z-shaped routes
connecting ﬀ
"
and ﬀ$ . As we can see, if 7
":5
7$ or 8
";5
8+ , then /
5
ﬂ . Otherwise,
/ can be computed as follows.
/
5=<
7
"?>
7$
<@A<
8
"B>
8C
<
For each bin boundary  , let /6D be the number of possible Z-shaped routes for the
net to cross  . We again assume all routes are equally likely. Clearly, the net’s
contribution to the epxected number of nets crossing  is /EDGFC/ . For the example
shown in Figure 2.5 for Z-shaped routing, /
5IH
and /ED
5
ﬂ where  is the right
boundary of bin(2,3). Thus the net’s contribution to the expected number of nets
crossing  is /JDKFC/
5
ﬂF
H
. Putting contributions from different nets together, we
can get the expected number of crossing nets on each boundary.
1 2
0
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2
4
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Figure 2.4: L-shaped routing
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In the second step, we route one net at a time. When routing a net, we
rst remove its contribution from the expected number of crossing nets at each bin
boundary. Then we determine a routing path with minimum crossing cost. The cost
of crossing a bin boundary depends on a few factors. We use QRD to represent the
overow amount on bin boundary  . If there is no overow on bin boundary  , let
S
D to be the difference between the current crossing and the capacity of  , and use
T
to represent the overlapping length with previously routed wires belonging to the
same (multi-pin) net. We determine a routing path which minimizes the following
quantity: UWVXQ 
D
@JY
VZﬂF
S

D
>\[
T

. The rst part is a penalty term, meaning that
the global router is penalized because of going through the congested bin boundary.
The second term is a prevention term, that is, the global router prevents from taking
the path that is reaching saturation of the capacity. The third term is a reward that the
router follows previous routes for those two-terminal nets within a multi-terminal
net. After routing a net, if the route crosses a bin boundary  , its contribution to
the expected number of nets crossing  will become 1 to reect the real route. If
the current crossing of the bin boundary exceeds the capacity, mark this net to be
riped-up and re-routed.
For all nets that are needed to be riped-up and re-routed, we process them in
the order from the most congested net, which is crossing the maximum number of
congested bin boundaries, to the less congested ones trying to remove overow as
much as possible. Then we examine the results by getting the total square overow
terms of all bin boundaries. If the current overow status exceeds the former one,
recover the net to its original route.
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Figure 2.5: Z-shaped routing
2.2.3 Incremental Routing Cost Computation
A direct method to determine the path with minimum crossing cost connect-
ing two points is as follows. For each possible path, L-shape or Z-shape, we need
to sum up the crossing costs for all bin boundaries along the path to get the routing
cost of this path. In this way, the time complexity of examining all L-shaped/Z-
shaped paths joining two points is a\1  
 in the worst case, where the grid size is 1
x 1 , since the total number of bin boundaries crossed by all L-shaped and Z-shaped
paths between two points can be aR1  
 . It then follows that the total time to route
b
nets is a\
b
1


 .
In the following we present the idea of incremental routing cost computation
which signicantly speed up the cost function computation. For each 	
 , we
dene 	
 as the accumulated crossing cost starting from the top bin boundary
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of G)1cKde
 to that of G1f	
>
ﬂC
 . Similarly, we dene 	
 as the accumulated
crossing cost starting from the right bin boundary of G)1fd	
 to that of G1f
>
ﬂﬃ	
 .
(See Figure 2.6, 2.7.) Note that all 	
 ’s for a row can be computed in aR1
 time,
and all g	
 ’s for a column can be computed in aR1O
 time. Thus all 	
 ’s and
g	
 ’s can be precomputed in a\1  
 time.
j
i
v(i,j)
Figure 2.6: g	
 is the accumulated cost of shaded bin boundaries
Note that the routing cost for each L-shaped/Z-shaped path can be expressed
in terms of hi
 ’s and ghi
 ’s. (The number of hi
 or g	
 terms in a
L-shaped path is at most 4 and that for a Z-shaped path is at most 6.) For ex-
ample, the routing cost of the Z-shaped path in Figure 2.8 can be computed by
g)#%#e

>
g)#jG&'

@
)#G&

>
ﬂﬃK&'

@
gkﬂﬃG&'
 . So if all the 	
 ’s and g	
 ’s
are precomputed, the time for evaluating all L-shaped/Z-shaped paths between two
points is a\1
 since there are aR1O
 such paths and the routing cost of each path can
be computed in a\ﬂC
 time. After we route a path, we need to update the hi
 ’s and
g	
 ’s on at most three columns/rows, and therefore can be done in aR1
 time. If
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ji
h(i,j)
Figure 2.7: hi
 is the accumulated cost of shaded bin boundaries
there are
b
nets, the total time for updating 	
 ’s and g	
 ’s is aR b 1O
 . As a
result, the total time for routing
b
nets is aR1 
@
b
1O
 , which compares well with
the aR
b
1


 time direct method. The speed-up is roughly from cubic to quadratic
in runtime.
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0
Figure 2.8: The routing cost in terms of h
 ’s and g	
 ’s
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2.3 Multi-Stage Simulated Annealing
Among our two interconnect planning approaches, Z-shaped routing is more
accurate than L-shaped routing. But Z-shaped routing is also more expensive than
L-shaped routing. Using Z-shaped routing all along will give the most accurate
estimation. However, based on the characteristics of simulated annealing, we can
speed up the procedure without sacricing the quality of solutions.
The Wong-Liu oorplanning algorithm [65] is based on simulated annealing
which is a technique for solving general optimization problems. The algorithm
moves from one solution to another, trying to nd the optimum solution. It accepts
a move with the probability ﬃlemnjop , where
 Wq
is the increase of cost by that move
and r is the current temperature. When the temperature is very high, different
estimation methods for the cost will not show much difference on
>s Wq
Fr . That
means it does not affect much in performance if we use rough cost function at
the beginning of annealing. When temperature gradually decreases, we use more
accurate cost estimation. The L-shaped routing estimation is more accurate than
the simple center-to-center or half-perimeter estimation. Similarly, the Z-shaped
routing is more accurate than the L-shaped routing estimation. Therefore, we will
start with the the center-to-center or half-perimeter estimation, gradually transfer to
L-shaped routing, and nally switch to Z-shaped routing. This multi-stage approach
is very effective in reducing total running time.
In fact, multi-stage simulated annealing is just a method to combine differ-
ent approaches together in one process. It should be reasonable if those different
approaches used in multi-stage simulated annealing are not totally different, which
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means they have a certain degree of correlation. In this chapter we use a three-stage
simulated annealing approach. The rst stage is to get a good initial solution by us-
ing only the half-perimeter wire length estimation. The second stage is to estimate
interconnect cost by using L-shaped global routing. The third stage is to estimate
interconnect cost by using Z-shaped global routing. The transitions between stages
are not very abrupt since they evolve from simple to complex, from rough to accu-
rate. However, even for very similar estimations, we still need to nd a way to take
care of any possible discontinuity in switching cost functions.
2.3.1 Cost Function Transitions
The cost function used in [65] is t @vuw , where t is the total area of the
packing,
w
is the half-perimeter estimation of the interconnect cost, and
u
is a
constant which controls the relative importance of these two terms and is usually
set such that the area term and the interconnect term are approximately balanced.
The normal curve of cost versus the number of iterations of simulated annealing
process is shown in Figure 2.9.
In our approach, we use the cost function x
5
UOt
@yYcw @y[
a , where
t and
w
are the same as in [65] and a is the sum of the square of overow in
routings. Although the format of cost function is identical for three stages of the
process, the content of each term is different. The term
w
in stage 1 is obtained by
applying half-perimeter method of net bounding boxes; the term
w
in stages 2 and
3 are obtained by applying pin assignment and summing the net length from pin
positions. The term a in stage 1 is zero; the term a in stages 2 and 3 is obtained
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# Iterations
Cost
Figure 2.9: Normal curve of cost versus number of iterations
by applying simple-geometry routing and computing the congestion/routability es-
timation of bin boundaries. Because of the difference of cost functions used in dif-
ferent stages during simulated annealing process, discontinuities may occur when
switching stages. One possible scenario is that the annealing process will suddenly
converge to suboptimal solution when cost function transition occurs, as shown in
Figure 2.10. The other possible scenario is that the annealing process will take
much longer time to converge to optimal solution when cost function transition oc-
curs, as shown in Figure 2.11. The discontinuities happen because the temperature
is too low for the former scenario and is too high for the latter one when switching
cost functions. In order to cope with the discontinuities resulted in the process of
switching cost functions, we introduce a temperature adjustment method, which is
described in the next subsection.
20
# Iterations
Cost Cost function transition
Figure 2.10: Abormal curve (solid line) of cost versus number of iterations: quickly
converges to suboptimal solution
2.3.2 Temperature Adjustment
Simulated annealing uses temperature to control the probability in accepting
uphill moves. We use a temperature schedule of the form rz
5
-!{|r}z
l
"
G~
5
ﬂﬃG&eK#ﬁ . The initial temperature r} is determined by performing a sequence of
random moves and computing the quantity
 W	
, the average value of the magnitude
of change in cost per move. We should have  lem}	kop
5ŁZ
5
ﬂ so that there
will be a high probability of acceptance at high temperatures. This suggests that
r
5>s k
FC1f


 is a good choice for r .
In [65], a single cost function is used to evaluate the quality of a solution.
However, in our approach, we use different cost funcitons in different stages. We
know that one major term to decide the acceptance of a solution in simulated an-
nealing is 
lemnjop
. Take the transition between the rst stage and the second stage
as an example, the difference of cost in the second stage is typically larger than that
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Cost
Cost function transition
Figure 2.11: Abormal curve (solid line) of cost versus number of iterations: takes a
much longer time to converge
in the rst stage. That is,
>s Wq	
22
>s Wq
D) . Therefore, the probability of ac-
cepting uphill moves in the iterative-based process will decrease suddenly and the
simulated annealing process will end prematurely. For example, when we encounter
the stage transfer from half-perimeter estimation to L-shaped routing, suppose the
current temperature is 100, the average
 Wq	
is 20 and the average
 Wq
D is 100.
The probability of accepting uphill moves is  lemn+op = 0.8 before switching cost
function but it is  lemnﬃ ¡£¢eop = 0.36 after cost function transition. This abrupt de-
crease in acceptance probability would result in quick convergence to suboptimal
solution because the current temperature is too low to sustain the annealing process.
Similarly, it is possible that after cost function transition, the acceptance probabil-
ity will substantially increase. In this case, that the current temperature is too high
results in slow convergence of the annealing process.
In our approach, in addition to calculating the starting temperature of the
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Figure 2.12: Temperature adjustment
rst stage, we also determine the starting temperature of the second and the third
stages by calculating random move cost with the same approach. When we reach
the transition between rst and second stages or between second and third stages,
we compute the starting temperature of the second or the third stage r¥¤ by get-
ting the new average value of the magnitude of change in cost per move, and
using the current acceptance ratio,
c¦§G¨h¨ k¦ª©G«
, as a reference probability: r
¤
5
>¬ 
¤k	
F1c
¦§G¨h¨
k¦ﬁ©G«

 .
Although we use the current acceptance ratio to compute the new initial
temperature during transition, the acceptance ratio will rise. The reason is that for
the very rst initial temperature estimation, we measure the term by random walks,
but there exists very few random walk when transition occurs. We handle this by
reducing the temperature much faster than the usual cooling ratio, until the accep-
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tance ratio goes back on track. Experimental results show that this approach is
really helping the continuity of the simulated annealing process and the quality of
performance. (Figure 2.12 shows the effectiveness of applying temperature adjust-
ment approach. The curve would have been the one in dotted line: it suddenly drops
because of the abnormal end of the process.)
2.4 Experimental Results
We have tested our approach on some MCNC building blocks examples.
All experiments were carried out on a 300MHz Pentium II Intel Processor. In order
to compare the performance of the interconnect planning approach with that of the
original approach [65] in terms of routability, we perform pin assignment and use Z-
shaped routing to route the nets in the nal oorplans produced by the conventional
approach. Figure 2.13 shows the oorplan obtained by our pin assignment and
interconnect planning approach. Figure 2.14 shows the oorplan obtained by the
original approach. The dashed lines are the grid lines, and the thickness of line in
the boundaries denotes the degree of overow. We can see signicant difference
in Figure 2.13 and Figure 2.14 for ­'/0®¯ benchmark in terms of wire overow,
while the packing areas are about the same (Table 2.1 and 2.2). For the ve MCNC
benchmarks shown in these two tables, we observe that the new approach produces
oorplans which are much more routable than the ones produced by the original
oorplanner. Note that the maximum violation in Table 2.1 indicates the maximum
amount of overow occurred in any bin boundary after interconnect planning, while
the total violations indicate the total amount of overow occurred in a oorplan. In
24
fact, the new method achieves a signicant percentage of improvement in maximum
violation and total violations without any area overhead.
Table 2.1: Experimental results of our approach on MCNC examples, compared
with the method in [65]
Our Floorplanner Floorplanner in [65]
Data ° Time Dead Total Max Dead Total Max
(sec) Space(%) Vios( ± m) Vio( ± m) Space(%) Vios( ± m) Vio( ± m)
apte 9 277.6 0.99 0.51 0.27 0.86 10.31 3.45
xerox 10 589.7 0.14 0.0 0.0 0.07 23.92 8.88
hp 11 141.2 0.30 0.76 0.68 0.61 15.16 3.34
ami33 33 2220 3.66 1.55 0.64 5.68 15.96 2.64
ami49 49 4041 2.93 7.68 2.75 3.21 38.62 6.75
Table 2.2: Performance improvement of our approach on MCNC examples, com-
pared with the method in [65]
Improvement
Data ² #net Total Max
Vios(%) Vio(%)
apte 9 97 95 92
xerox 10 203 100 100
hp 11 83 95 80
ami33 33 123 90 76
ami49 49 408 80 59
2.5 Concluding Remarks
This chapter presents a method to integrate oorplanning with interconnect
planning. Simple-geometry routing is used to efciently plan wires during module
packing. A congestion cost is combined into the Wong-Liu simulated annealing
25
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based oorplanner, and a multi-stage simulated annealing strategy is used to ef-
fectively reduce the running time. We further develop a temperature adjustment
approach to cope with the discontinuities resulting from switching cost functions.
Experimental results show that our approach works well.
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Chapter 3
Faster and More Accurate Wiring Evaluation in
Interconnect-Centric Floorplanning
Floorplanning problems typically have relatively small number of blocks
(e.g., 50-100) but have a large number of nets (e.g. 20K). Since existing oorplan-
ning algorithms use simulated annelaing which needs to examine a large number of
oorplans, the increasing number of nets has made interconnect-centric oorplan-
ning computaionally very expensive. Moreover, there is almost no systematic way
to resolve the congestion problem in such magnitude of number of nets in a given
oorplan. In this chapter, we present a simple yet effective idea to signicantly
reduce the runtime of interconnect-centric orplanning algorithms. Our idea is to
group common nets between two blocks into a single net. This faster wiring eval-
uation technique is very effective. We also present a more accurate global router
for wiring evaluation based on Lagrangian Relaxation. The new router helps fur-
ther congestion reduction while doing interconnect planning in oorplanning. We
have incorporated our algorithms into [17] and observed dramatic improvement in
runtime. For a 33-block 15K-net problem, we reduced runtime from over 23 hours
to less than 50 minutes.
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3.1 Introduction
With VLSI technology entering the DSM era, devices are scaled down to
smaller sizes and placed at an ever increasing proximity. Meanwhile, with the in-
crease of die sizes, more functions are integrated into one chip. All these signi-
cantly increase the communication between different elements. In physical design,
the netlist is generated after the partitioning step while the circuits are restructured
and funcitonal blocks are obtained. The subsequent oorplanning, placement, and
routing steps use the netlist to perform various kinds of optimizations to meet cer-
tain constraints. Due to the interconnect-dominant factor in modern VLSI design,
communication between components is increasing dramatically. Most of logic hi-
erarchy are atten during placement and route, so it is very possible that there are
hundreds of thousands of nets, while there are only tens of functional blocks in
contrast. It goes without saying that the complexity of evaluating such netlists with
enormous size of nets is extremely high. How to model and evaluate those high-
density interconnection is becoming one of the most challenging issues in modern
high-performance VLSI design.
Very recently, interconnect planning (especially global interconnects) is the
key issue in modern VLSI physical design [47, 48]. However, with tens or hundreds
of thousands of interconnect in standard-cell or full-custom design after circuits
partitioning, interconnect planning is time-comsuming. Many oorplanning algo-
rithms, including slicing and non-slicing, have been proposed in past decades [17,
29, 43, 45, 49, 65], but they did not take interconnect planning into account ex-
cept [17]. In [17], we integrate oorplanning and efcient interconnect planning.
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Since every wiring evaluation step uses a simple-geometry global router, [17] can
only process moderate-sized netlists (e.g. 1000 nets) but will not be efcient to
solve problems with very large netlists (e.g. 10K nets). Furthermore, [17] used a
heuristic global router to sequentially route global interconnects, the performance
of which depends on the ordering of nets to be routed.
Since existing oorplanning algorithms use simulated annealing which needs
to examine a large number of oorplans, the increasing number of nets has made
interconnect-centric oorplanning computaionally very expensive. In this chap-
ter, we present a simple yet effective idea to signicantly reduce the runtime of
interconnect-centric oorplanning algorithms. Our approach is to group common
nets between two blocks into a single net. Before grouping the nets, multi-terminal
nets are rst decomposed into two-terminal nets. Bounded-degree hypergraph-to-
graph transformation is used to preserve the constraint for pin-limit in a block. This
net reduction technique is very effective. Suppose we are given a problem with 50
blocks and 20K nets. After net reduction, we can have at most 1250 nets (which is
the case when we have connections between all pairs of blocks). This is a signi-
cant reduction from 20K nets. If we need linear time to process the nets each time
we examine a candidate oorplan, then we would have more than 15X speedup in
runtime after net reduction. In our experiments, for a problem with 33 blocks and
15K nets, the oorplanning algorithm in [17] took more than 23 hours to run on
the original netlist in 300MHz machines, but took less than 50 minutes after net
reduction. Meanwhile, we present a more accurate global router for wiring evalua-
tion in this chapter. We use Lagrangian relaxation technique to systematically route
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global interconnects, trying to minimize the maximum violation against the rout-
ing resources. This Lagrangian relaxation router is performing well. It successfully
minimizes the maximum violation and total violations compared with router in [17]
when given a candidate oorplan.
The rest of the chapter is organized as follows. Section 3.2 describes the
wiring evaluation. Faster wiring evaluation and the algorithm for net reduction are
presented in Section 3.3; more accurate wiring evaluation and Lagrangian relax-
ation technique application are presented in Section 3.4. Experimental results are
shown in Section 3.5 and the concluding remarks are presented in Section 3.6.
3.2 Wiring Evaluation in Interconnect Centric Floorplanning
In physical design, the netlist is generated after partitioning step while the
circuits are restructured and funcitonal blocks are obtained. The subsequent oor-
planning, placement, and routing steps use the netlist to perform various kinds of
optimizations to meet certain constraints. In the literature of oorplanning research,
the focus of optimization was to minimize the total packing area as well as the
wiring cost. In modern VLSI design, the size of design becomes much larger, thus
the complexity of netlist is extremely higher than ever. Since the interconnect-
centric oorplanning tool plays more important role in physical design, how to
model and evaluate large number of interconnections has become one of the most
challenging issues in modern high-performance VLSI design.
Our approach to speedup the wiring evaluation for such a huge netlist in
oorplanning is net reduction. The idea is to group common nets between two
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blocks into a single net. Before grouping the nets, it is necessary for multi-terminal
nets to be decomposed into two-terminal nets rst. We use bounded-degree hyper-
graph-to-graph transformation to accomplish the decomposition. The main objec-
tive of this approach is to meet the constraint that the connection of each block is
within its pin-limit. It may look like the general connectivity approaches in [59, 64],
which are different from this net reduction in terms of the objectives. In [59, 64],
they use general connectivity model to estimate the wirelength and timing evalua-
tion during placement. In our approach, however, in addition to get connectivity
matrix, we perform global routing based on the net regrouping result.
After net reduction, we can use another approach to further reduce the con-
gestion occurred in oorplanning. This approach is based on Lagrangian relaxation
and the objective is to minimize the maximum violation against routing resources
in a given oorplan. The update of Lagrangian multipliers will help reduce the
local congestion in a systematical way, trying to balance the routing among rout-
ing regions. Because of the nature of Lagrangian relaxation, that is, it takes longer
runtime to converge to optimal solutions, we perform it at the end of the process.
Combining the net reduction and Lagrangian relaxation based global router makes
the interconnect-centric oorplanning more efcient and effective.
To effectively evaluate wiring results, we give some general denitions to
some subjective terms in this chapter. In order to measure routability, we divide the
oorplan into a number of bins by a grid the same way in [17]. For each bin bound-
ary, we dene its capacity as the maximum number of nets that can cross it. If the
number of nets crossing a bin boundary exceeds the capacity of the bin boundary,
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there is overow in that bin boundary. We estimate the maximum overow among
all bin boundaries and total overow for all overow occurred as important part
of our objectives to evaluate the quality of a oorplan. In the following sections,
we describe the details of efcient wiring evaluation in Section 3.3 and those of
effective wiring evaluation in Section 3.4.
3.3 Faster Wiring Evaluation Based on Net Reduction
In this section, we present an approach, net reduction, to signicantly reduce
the runtime of interconnect-centric oorplanning algorithms. Net reduction is a
technique to help interconnect cost evaluation for huge netlists. For two-terminal
nets, net reduction is easy to be accomplished by grouping them into wider nets
(See Figure 3.1). For multi-terminal nets, however, net decomposition is needed to
perform the net reduction. Arbitrary net decomposition will need to pay the price
of crowding the connections into a block. As an example, Figure 3.2 shows a netlist
with one two-terminal net and three multi-terminal nets in a oorplan containing
six blocks. Without loss of generality, assume that the pin-limit for block ³ is
3. In Figure 3.3, with the same number of wider nets, (a) shows an illegal net
decomposition since the connection of block  is 6, which exceeds the pin-limit,
while (b) shows a feasible net decomposition.
3.3.1 Problem Formulation
Based on the objective illustrated above, we can state the net reduction prob-
lem as follows.
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b3
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2
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2
Figure 3.1: Net reduction (a) Original netlist. (b) Reduced netlist.
b1
b2
b3
b5
b6
e1
e4
b4e2
e3
Figure 3.2: A netlist with multi-terminal nets.
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b2
b3
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b4
(b)
Figure 3.3: Two net decomposition solutions for the example in Figure 3.2. (a) An
illegal net decomposition since block  exceeds its pin-limit. (b) A feasible net
decomposition.
Problem 3.3.1. Given a oorplan of blocks  " ³´9´9´%  , and their pin-limit µ " ´9´9´%µ  ,
respectively, and given a netlist of nets (multi-terminal and two-terminal)  " ´9´9´%³¶ ,
nd a net reduction solution such that the resultant nets are two-terminal nets (re-
grouping to wider nets) and that the solution meets the constraint that the connec-
tion for each block is within its pin-limit.
3.3.2 Algorithm for Net Reduction
Our algorithm for net reduction is similar to the work in [41] for board-level
routing for FPGA-based logic emulation. According to the objective in the problem
formulation, we observe that if we can model the netlist as a hypergraph by repre-
senting the functional blocks in a oorplan as vertices and the nets as hyperedges,
the problem of net decomposition can be seen as a bounded-degree hypergraph-to-
graph transformation, where the bounded degree is the pin-limit for a block.
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We introduce the bounded-degree hypergraph-to-graph transformation and
use it to decompose those nets and create the corresponding spanning trees. Then
we present the net reduction algorithm based on the transformation and resultant
spanning trees. The last step of the algorithm is to group all decomposed two-
terminal nets into wider interconnect.
3.3.2.1 Bounded-Degree Hypergraph-to-Graph Transformation
We want to solve the problem of transforming a hypergraph to a graph by
modelling each hyperedge as a spanning tree so that the degree of each vertex  in
the resultant graph does not exceed some given bound ·

. This problem is studied
as the bounded-degree hypergraph-to-graph transformation problem. Figure 3.4
shows a transformation of a hypergraph to a graph where the degrees of all vertices
are bounded by 3. Each hyperedge is transformed to a spanning tree that connects
all the vertices in the hyperedge. In general, the degree bound ·

can be different
for different vertex  .
To model a hyperedge of ﬀ¸3&'
 vertices as a spanning tree that connects the
ﬀ vertices, clearly the sum of the degrees of the vertices in the spanning tree must be
&ªﬀ
>
ﬂC
 and the degree of each vertex must be at least one. On the other hand, it can
be shown that given any vector µ
5
µ
"
³³%µ
©

:¹»º
©
such that V
©
*ª¼
"
µ*
5
&ªﬀ
>
ﬂC

and µ
"
%µ
©
¸½ﬂ , we can always construct a spanning tree of ﬀ vertices whose
degrees are equal to the ﬀ elements of vector µ . We can easily construct an efcient
algorithm for generating a spanning tree given any valid degree specication vector.
Futhermore, we can guarantee to get a minimum-height spanning tree, which is
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v1 v2
v3 v4
v5 v6
(a)
e2
e1
e4
e3
v1 v2
v3 v4
v5 v6
(b)
Figure 3.4: Hypergraph-to-graph transformation. (a)A hypergraph with four hyper-
edges: e1, e2, e3, and e4. (b)A graph formed by combining four spanning trees
corresponding to the four hyperedges in (a).
good for performance.
Now we describe the algorithm for the bounded-degree hyper-graph-to-
graph transformation problem. Suppose we are to transform a hypergraph ¾
5

 
K¿À
 to a graph Á given the degree bound ·

of each vertex  in
 
. We construct a
ow network
w 5
ÂJkÃ\
 as follows. The node set Â is Ä
"
³³KﬃÅ ÆÅÇ%
"
%jÅ ÈÅÉ
Ê
ËKÌ where node * corresponds to hyperedge * in ¿ (  5 ﬂ+ < ¿ < ), node ³Í
corresponds to vertex Í in
 ( 5 ﬂ+ < 0< ), node Ê is the source, and node Ë
is the sink. For every hyperedge 9* , if it connects ﬀ vertices, then there is an arc
from node Ê to node * with capacity Î Ê K*

5
ﬀ
>
& , and for every vertex Í
connected by hyperedge 9* , there is an arc from node 9* to node ³Í with capacity
Î)³*h³Í

5
ﬀ
>
& . For every vertex ³Í in
 
, there is an arc from node Í to node
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Ë with capacity Î³Í9Ë%

5
·
ÏÐ>
µj³ÑCÒ¬Í9
 , where µe³Ñ+Ò¬Í9
 is the degree of ver-
tex Í in ¾ . For example, to transform the hypergraph in Figure 3.4(a) to a graph
where the degree of each vertex is bounded by 3, we construct the network shown
in Figure 3.5(a).
To model each hyperedge as a spanning tree so that the total degree of each
vertex  in the resultant graph is bounded by ·

, we have to nd an integral max-
imum ow from Ê to Ë in the constructed network. It is well-known that if the
capacities of all arcs in a network are integers, then there exists an integral max-
imum ow (i.e., the ow in each arc is an integer). Furthermore, in this case,
maximum ow algorithms such as the Ford-Fulkerson method [27] always produce
an integral maximum ow. In the following theorem, we show that how a feasible
transformation can be derived from an integral maximum ow solution.
Theorem 3.3.2. A bounded-degree hypergraph-to-graph transformation problem is
feasible if and only if in a maximum ow of the constructed network w , the ow in
arcs  Ê K
"

 , 
Ê
K
K³³
Ê
KﬃÅ ÆÅ
 are all at their capacities. 1
3.3.2.2 Net Reduction by Multi-terminal Net Decomposition
We use the transformation presented in Section 3.3.2.1 to construct our net
reduction algorithm. An illustrated example is followed by the algorithm.
1By the construction of Ó , if one maximum flow saturates arcs ÔÖÕ×)Ø³ÙÚh×ÛkÛÛk×ÔÖÕ×)ØÜ ÝÞÜ Ú , then any
other maximum flow also saturates arcs ÔÖÕG×hØÙkÚh×ÛkÛkÛ×ÔÖÕG×hØÜ ÝÞÜ Ú .
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Algorithm Net Reduction
1. Model the netlist as a hypergraph ß by representing the functional blocks as vertices
and the nets as hyperedges.
2. Transform hypergraph ß to a graph where the degree of each vertex does not exceed
the pin-limit per block:
(a) Construct network à .
(b) Find a maximum flow in à .
(c) Get a valid degree specification vector for each hyperedge from the maximum
flow solution.
(d) Transform each hyperedge into a spanning tree according to its degree specifi-
cation vector.
3. Decompose each multi-terminal net into subnets according to the corresponding hy-
peredge to spanning tree transformation.
4. Group all subnets according to the spanning trees to generate a set of wider intercon-
nects.
For example, we are to decompose the multi-terminal nets in a oorplan
shown in Figure 3.2. We rst model it as the hypergraph (like Figure 3.4(a)) where
hyperedge * represents net  and vertex ³Í represents block  . Then we con-
struct the network in Figure 3.5(a). A maximum ow á of the network is found
in Figure 3.5(b). Using ow á , the degree specication vector for hyperedge C is
háâ)%
"


@
ﬂ , ác³%

@
ﬂ , ác³%

@
ﬂ , ác³%³

@
ﬂC

5
kﬂﬃG&jG&eﬂC
 and the degree
specication vector for hyperedge  is )ác)9³

@
ﬂ , ác%ã

@
ﬂ , áâ)%ä

@
ﬂ

5
kﬂﬃﬂﬃG&
 . So we model hyperedge  as a spanning tree r where the degrees of
vertices 
"
%% , and  in r} are 1, 2, 2, and 1, respectively. And model hyper-
edge 9 as a spanning tree r} where the degrees of vertices C9Cã , ,and Cä in r} are
1, 1, and 2, respectively (See Figure 3.6). For hyperedges  " and ³ , it is similar to
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model them as spanning trees. Figure 3.3(b) shows the nal, and also feasible, net
reduction for the example shown in Figure 3.2.
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(a)
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(b)
Figure 3.5: (a)Flow network built upon the hypergraph model. (b) An integral
maximum ow. The number besides each arc is the (a)capacity/(b)ow in the arc.
v2
v1 v3
v4
T2
v6
v5 v4
T3
Figure 3.6: Spanning trees for hyperedges  and  .
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3.4 More Accurate Wiring Evaluation Based on Lagrangian Re-
laxation
In this section, a new approach for more accurate wiring evaluation based
on Lagrangian relaxation is presented. We use the Lagrangian relaxation technique
to construct a systematic global router. Based on this technique, updating the La-
grangian multipliers is the guidance to help the router to alleviate local congestion
in routing regions.
3.4.1 Problem Formulation
We are given / nets and 1 bin boundaries in routing grid. The decision
vector x is dened as follows. Let 7Þ*åz be a decision variable of each bin boundary 
such that
7i*åz
54æ
ﬂ if net ~ cross bin boundary 
d otherwise
Then the global routing problem can be formulated as the following primal prob-
lem:
Minimize as¶
kç
Subject to V
z
7i*åzè
q
*
@
as¶
ç

5
ﬂﬃG&eﬁﬁ%1
where as¶
kç
is the maximum overow/violation among all bin boundaries,
and
q
* is the capacity for the 
«ªé
bin boundary. The objective is to minimize the
maximum overow in routing grid so that local congestion is minimized.
3.4.2 Lagrangian Relaxation
Lagrangian relaxation is a general technique for solving optimization prob-
lems with difcult constraints [2]. According to the Lagrangian relaxation pro-
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cedure, we introduce non-negative multipliers, called Lagrangian multipliers, to
the constraints in order to get rid of those difcult constraints and incorporate
them into the objective function. Let u * denote the multiplier for the contraint
V
z
7i*åzêè
q
*
@
as¶
kç
, ë
u
be the vector of all Lagrangian multipliers introduced
to the constraints. Then the Lagrangian relexation subproblem (LRS) associated
with the multiplier ë
u
becomes:
Minimize as¶
kçì@
V
*
u
*hhV
z
7i*Éz
>íq
*
>
as¶
kç


Let îïë
u

 be the amount above that we are trying to minimized. For any
value of the Lagrangian multiplier ë
u
, î ë
u

 is a lower bound of the optimal objective
function value of the original problem. To obtain the sharper possible lower bound,
we need to solve the following problem
Maximize î ë
u


Subject to ëu ¸vd
which we refer to as the Lagrangian multiplier problem or Lagrangian dual prob-
lem (LDP) of primal problem. In the following subsections, we present the ap-
proaches to solve the primal problem by solving LRS and LDP.
3.4.2.1 Simplification of Lagrangian Relaxation Subproblem
LRS can be simplied by applying Kuhn-Tucker conditions.
îï³ë
u


5
as¶
kçì@ñð
*
u
*h
ð
z
7i*åz
>íq
*
>
as¶
ç


5
ð
*
u
*	
ð
z
7i*åz
>òq
*

@
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kç
ﬂ
>
ð
*
u
*
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The Kuhn-Tucker conditions imply that ógî ë
u

kF+óÞas¶
ç|5
d for all ﬂôèõè
1 at the optimal solution of the primal problem. Therefore, in searching for ë
u
to
optimize LDP, we only need to consider the situation such that the conditions are
satised. Thus, we get the following equation by applying Kuhn-Tucker condition:
óÞîï ë
u

F+óÞas¶
kç5
ﬂ
>íð
*
u
*
5
d
That is,
ð
*
u
*
5
ﬂ
We use ö to denote the ë
u
satisfying the above relationship for a given rout-
ing solution. If ë
u
¹÷ö , the objective function î:ø9ëu 
 becomes:
î
ø

ë
u


5ùð
*
u
*
ð
z
7i*Éz
>íð
*
u
*
q
*
where V
*
u
*
q
* is a constant for given ë
u
and capacities in all bin boundaries.
3.4.2.2 Solving Lagrangian Relaxation Subproblem
As mentioned above, we only need to consider solving the Lagrangian re-
laxation subproblem when ë
u
¹úö . We use a reasonable heuristic to nd the solution
for î?ûü . From the equation in previous subsection, the cost of the objective func-
tion depends on the term V
*
u
*
V
z
7i*Éz . A simple idea to route the nets would be
trying to minimize this amount: for each two-terminal net, pick the minimum cost
path to route, where the cost ý
5
V
*
u
*
V
z
7i*åz . As in [17], we use L-shaped and
Z-shaped routing instead of general maze routing.
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3.4.2.3 Solving Lagrangian Dual Problem
In order to maximize î ë
u

 in LDP, we only need to consider those ë
u
¹þö .
First, the approach is to use the solutions of the Lagrangian relaxation subprob-
lem to update the multipliers until the result converges. Here we use subgradient
optimization technique to search for optimal ë
u
.
uiß
*
5  u
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@
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where
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
z is a step length at the ~ th iteration such that
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
Second, in order to make sure the new updated multiplier ë
u
ß
¹÷ö , we need to project
the updated multiplier ë
u
ß back to nearest point ë
u
ø
in ö .
3.5 Experimental Results
We have tested our approaches on 33 blocks with 5K, 10K, and 15K nets,
which are generated articially from ­'/0)#ﬃ# in MCNC benchmarks to test on huge
netlists. All the experiments were carried out on a 300MHz Pentium II Intel Pro-
cessor. Table 3.1 shows the runtime speedup by using the new improved approach
in wiring evaluation. We use this approach on the work in [17] with all test sets in
the following way. As in [17], we perform accurate interconnect planning as fol-
lows: Apply bounding-box wirelength estimation during high temperature; apply
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Table 3.1: Speedup comparisons between oorplanner in [2] and our approaches
using net reduction and Lagrangian relaxation global router.
5K nets 10K nets 15K nets
Approach Time Time Time
(sec) (sec) (sec)
Floorplanner in [17] 19874 60124 85026
New Approach 1864 2478 2938
pin assignment and simple geometry routing during medium and low temperature.
In order to justify the effectiveness of our approaches, we perform the more accu-
rate global router on the original netlist in both results, which are from [17] and
ours. The new improved approach spent less than 50 minutes to nish while [17]
took more than 23 hours to nish in a 15K-net test set, for example. The quali-
ties of the oorplans obtained are comparable in area and routability. On the other
hand, we get improvement by using more accurate global router in congestion issue
for 41.9% average among 5 MCNC benchmarks in terms of maximum overow.
Note that the network ow based algorithm takes some CPU time, which is a much
smaller part compared with longer duration in interconnect-centric oorplanning.
3.6 Concluding Remarks
We present a simple yet effective idea to signicantly reduce the runtime
of interconnect-centric orplanning algorithms in this chapter. Network ow based
net decomposition algorithm is used to decompose multi-terminal nets without vio-
lating the pin-limit constraint in each block. We also use the Lagrangian relaxation
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paradigm to obtain an effective global router in minimizing the maximum overow
in routing region. Combining these two approaches makes the interconnect-centric
oorplanning more efcient and effective.
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Chapter 4
Simultaneous Power Supply Planning and Noise
Avoidance in Floorplan Design
With today’s advanced ICs manufacturing technology in DSM environment,
we can integrate entire electronic systems on a single chip (SoC). However, with-
out careful power supply planning in layout, the design of chips will suffer from
local hot spots, insufcient power supply, and signal integrity problems. Post-
oorplanning or post-route methodologies in solving power delivery and signal
integrity problem have been applied but they will cause a long turn-around time,
which adds costly delays to time-to-market. In this chapter, we study the problem
of simultaneous power supply planning and noise avoidance as early as in oor-
planning stage. We show that the problem of simultaneous power supply planning
and noise avoidance can be formulated as a constrained maximum ow problem
and present an efcient yet effective heuristic to handle the problem. Experimental
results are encouraging. With slight increase in total wirelength, we achieve almost
no static IR-drop requirement violation in meeting the power demand requirement
imposed by the circuit blocks compared with a traditional oorplanner and 46.6%
of improvement on
 
I noise constraint violation compared with the approach that
only considers power supply planning.
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4.1 Introduction
With the advent of further technology scaling, circuits which contain more
functionality are operating at higher frequencies, currents, and power. The lower
supply voltage helps to consume less power dissipation in general, but at the same
time narrows down the noise margin of the devices as well. As a result, many effects
that were less important in the previous technology of designs have become major
factors in correct functionality and performance of these dense chips. In today’s
new interconnect-centric paradigm [19], power delivery and dissipation, timing,
signal integrity and reliability have become as important, or more important, as die
area, which was a prime concern for previous technologies.
During manufacturing, the number of silicon failures are caused by signal
integrity problems, such as IR-drop,
 
I noise, and electromigration. IR-drop and
 
I noise may cause circuits’ incorrect functioning and timing requirement mis-
match, while electromigration may cause the damage of circuits’ lifetime. These
problems are on the rise due to the lack of existing design tools and methodologies
to address these issues effectively. Under these circumstances, as [42] pointed out,
the ability to design the chip, the package, and the surrounding system concurrently
becomes a primary advantage.
A packaging technique utilizing ip-chip bonding (or Controlled Collapsi-
ble Chip Connection, C4) has been developed by IBM for decades to manufacture
VLSI chips quickly and cost effectively [18, 33]. Nowadays C4/ip-chip technol-
ogy is more widely used in microprocessor and high-performance IC manufactur-
ing than wire-bonded technology is. The general C4 chip patterns are shown in
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Figure 4.1. The use of area interconnect packaging in high frequency microproces-
sors is motivated by its high bandwidth and good power distribution capability[26].
However, even though the technology minimizes on-chip voltage uctuations, dif-
culty still lies in the interaction of two independent functional blocks that share a
power source [23].
C4 Peripheral I/O
Power & Signal
Peripheral Feed
C4 Peripheral I/O +
Distributed Power C4
Core Power Feed
Power & Signal
Peripheral Feed
Area Array
Uniform Distribution of
Power & Signal
(as needed)
Figure 4.1: C4 chip patterns from IBM online document.
Post-oorplanning or post-route power supply synthesis have been applied
to generate satisfactory power supply, trying to meet the requirements of different
components in SoC design. Due to reduced power supply voltage, tighter noise mar-
gin and DC voltage drop, the task has become difcult [7]. Among the approaches
of handling/estimating power delivery [44], the planning of mesh power rail fol-
lowed by hierarchical power/ground (P/G) networks designs is still a major method
to design high-performance IC and microprocessors [3, 62, 68, 69]. Nevertheless,
power supply synthesis after oorplanning, even after routing, stage cannot guar-
antee high-quality power supply under either obviously limited routing resources
or infeasible routing constraint being generated. In many cases, when the circuit
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block locations and sizes are xed, the constraints such as voltage drop and current
density are so tight that there is no feasible power network design capable of keep-
ing power supply noise within a specied margin. Hence it is important to consider
power supply planning during early design stage where the circuit block locations
and shapes can be exibly changed.
There has been a lot of research in oorplanning, e.g., [12, 29, 43, 65]. Par-
allel to those works, interconnect-driven oorplanning related works [17, 21, 56]
have been proposed to extend the capability of oorplanner. However, all these ap-
proaches ignored power supply planning. The resultant oorplans may suffer from
serious local hot spots and insufcient power supply in some regions. In [13], the
authors use two levels of packing for different kinds of P/G network requirements
to take power planning into consideration. This model cannot handle the power
delivery problem with power supply noise constraint.
High-performance ICs require a robust power delivery network with nomi-
nal supply voltage uctuations. We formulate the problem of simultaneous power
supply planning and noise avoidance as a supply-demand problem for power deliv-
ery with side constraint for power supply noise requirement. We use a constrained
network ow model to represent this problem and handle it with a modied max-
ow algorithm. We have incorporated our algorithm into a oorplanning algorithm
for integrated oorplanning and power supply planning. (Note that our approach
can be applied to any oorplanner as well.) Experimental results are encourag-
ing. Comparing with a traditional oorplanner with no power supply planning at
all [65] and a oorplanner with power delivery planning for avoiding hot spots [35],
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we obtain oorplans in a xed die area but signicantly better in terms of meeting
the IR-drop requirements and minimizing the violations of
 
I noise constraint im-
posed by the circuit blocks. This design can augment the P/G distribution network
design and can be an alternative solution other than decoupling capacitance (decap)
allocation [70] in power supply noise avoidance.
The rest of the chapter is organized as follows. Section 4.2 describes the
oorplan design with power supply noise considerations and problem formulation.
The network model and the algorithm for power supply noise avoidance are pre-
sented in Section 4.3. Section 4.4 shows our approach for simultaneous power sup-
ply planning and noise avoidance in oorplanning. Experimental results are shown
in Section 4.5 and Section 4.6 concludes this chapter.
4.2 Floorplans with Power Supply Noise Considerations
Because of DSM technology, chips now contain more functionality and are
being driven to higher performance levels than ever before. Furthermore, reduced
supply voltage in low power design nowadays tightens the noise margin. Without
careful layout planning, the design will suffer from local hot spots, insufcient
power supply, and signal integrity problems, among which we focus primarily on
IR-drop and
 
I noise.
In traditional VLSI design, as [4, 18, 54] pointed out for power supply noise
analysis, the resistive IR-drop occurs mostly on the chip and the inductive
 
I noise
only occurs on the package. IR-drop is voltage drop of the power and ground due
to current owing in the P/G resistive network. However, as we move into DSM
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design, the inductive component of wire impedance :î becomes comparable to
û . The
 
I noise, also referred to as simultaneous switching noise (SSN) or ground
bounce, is caused by changes in current through various parasitic inductors.
Scientists and engineers have been doing research on accurate transient
power analysis, trying to minimize power supply noise across the entire chip. Ac-
cording to [31, 34], SSN has always been a concern in sampled-analog and mixed-
mode circuits and a 10% supply voltage uctuation may translate to more than a
10% timing uncertainty. C4 has been developed to manufacture VLSI chips quickly
and cost effectively [18, 33]. C4/ip-chip technology provide high I/O density, uni-
form chip power distribution, leading-edge cooling capability, and high reliability.
An array of PbSn solder balls bumps are arranged around the surface of a chip,
either in a peripheral or area array conguration (Figure 4.1 and 4.3). The major
advantage of the technology is, after packaging, that the uniform- and low- induc-
tive/resistive power is fed across the face of the die, minimizing on-chip voltage
uctuations that lead to improved voltage tolerances, resulting in improved on-chip
frequencies. Also this technology help to replace global on-chip power rails by
local power pads/bumps and smaller local rails, which saves chip area [26]. Nev-
ertheless, the technology still suffers the problem of power delivery in mainly two
constraints mentioned above.
The primary difculties occurred in static and transient voltage drop during
the planning of power supply in SoC design [23]. Firstly, components in an IC share
a common power source that supplies voltage and current to transistors. The transis-
tors draw current when they turn on and off. The power network must be designed
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such that voltage and current supplies from power sources are uniformly available
to all transistors. IR-drop can have a signicant impact on a design. Secondly, the
interaction of two independent functional blocks that share a power source causes
voltage drop problem. Illustrated in Figure 4.2(b), the voltage uctuation of block
C and its subsequent load on the power bus affect the power supply voltage seen by
block D and vice versa. If block D experiences a reduced supply voltage, it exhibits
a higher than normal delay and might not function properly.
Block A Block B
(a)
Power
Bump
t
B
A A
B
upper bound on B
sum
sum
upper bound on A
t
V V
Block C Block D
(b)
Power
Bump
t
C
D
t
V
C
D
upper bound on C upper bound on D
sum
sumV
Figure 4.2:
 
I noise constraint illustration when sharing power sources. Two ex-
amples of two blocks with a power supply bump. The V-t curves are voltage uctu-
ations for blocks and the superposition seen in power supply bump. (a) The power
supply bump is clean since the voltage uctuations of two blocks are within the
upper bound on
 
V for both blocks. (b) The power supply bump is noisy since the
voltage uctuations of block C and D exceeds the upper bound on
 
V for block D.
From above observation, obviously the positions of blocks are important
variables in power supply planning and noise avoidance, meaning oorplanning
will affect the quality of power delivery. In Figure 4.3, there are two oorplans
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Figure 4.3: Floorplanning affects power supply planning and noise avoidance.
Block G can get four power supply bumps to deliver power on the left oorplan
while it can possibly only get three power supply bumps on the right one. This
block may also suffer from
 
I noise constraint violation.
with the same area but different relative position of blocks in area-array design1.
Block G can get four power supply bumps to deliver power on the left oorplan
while it can possibly only get three power supply bumps on the right one2. That
block may suffer from insufcient power and noise constraint violation, thus fail to
function normally. Next we introduce the models of the constraints in our problem
formulation.
1The area-array design figures shown in this chapter only present power supply bumps and func-
tional blocks. In fact, there are signal bumps in the design as well.
2The reason for block  obtaining more power supply bumps in Figure 4.3(a) can be justified by
the possible range for a block to draw currents from power source. Next subsection and Section 4.3.1
have more explanation.
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4.2.1 IR-Drop Requirement
IR-drop is caused by current drawn off of the P/G resistive network. If the
wire resistance is too high or the cell current is larger than predicted, an unaccept-
able voltage drop may occur, which causes the supply voltage to be lower than
required. Similar to [8], the following equation gives the effective resistance (R)
for pad transfer metal from a block to the power supply bump with C1 and C2 be-
ing constants derived from simulation, where µ' Ê Ë)ﬀ}
 is the distance between the
center of the block and power supply bump.
û
5õq
ﬂ
@ñq
&ï{µ'
Ê
Ë)ﬀ}

Using 
k
as the average DC current for the block, we can obtain voltage drop as

k	
{û . Here we try to bound the resistance between a block and its power sources
so that blocks can obtain sufcient power to alleviate IR-drop effect. If some blocks
can not obtain enough power to meet power requirement, the violation of IR-drop
requirement has occurred.
4.2.2
 
I Noise Constraint
In general, the SSN voltage should be less than some peak voltage for a cir-
cuit to operate properly [63]. Here we dene this peak voltage as the upper bound
on
 
V for a block, which is given from intellectual property(IP) block manufac-
turer. Let 7$*Í be the amount of power units delivered from power supply bump ﬀg* to
block Í , e7i*Í³

5
ﬂ if 7i*Íô2ùd , e7i*Í

5
d otherwise, which means this delivering
path will be used, 
ﬀ
«

Í be the maximum rate of current change during transition
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at block Í , which is assumed to be given from IP provider. Let î;* be the parasitic
inductance for power supply bump ﬀÞ* , which is described in technology le, î?*Í be
the effective wire inductance from power supply bump ﬀg* to the center of block Í 3.
Also let ü$Í be the set of all power supply bumps that connect to block KÍ and
 ! 
Í
be the upper bound on
 
V for block %Í . We dene the parasitic voltage drop from
package to power supply bump ﬀÞ* as
 ! ©Gk¦
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We sum up all the î
ﬀ
«
values from ﬀ$* to all the blocks which the power
supply bump delivers power to. This is to reect the sharing of power sources by
adding all the inductive induced voltage drop associated with the power sources.
Also each î
ﬀ
«
value is divided by the number of power supply bumps which de-
liver power to each block in the set ü
é ( V
zﬂﬁﬃ
 
e7$z
é

 ) due to the sharing of power
demand, here we simplify the sharing to be equally divided by the power supply
bumps, not very realistic though. We also dene the inductive induced voltage drop
from ﬀi* to Í as
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The summation of these two parts for each ﬀÞ* and kÍ , which is the total
 
I
noise induced voltage drop, should be less than or equal to the upper bound on
 
V
3Before a design is approved for manufacturing, it is critical that inductance is accurately ex-
tracted and modeled for on-chip interconnects [28]. During the floorplanning stage, however, much
of the detailed information needed to do this is unknown. So at this stage we use a simple model
where inductance is proportional to the distance between the center of the block and power supply
bump. This part is for self-inductance only. From [5, 58], the mutual inductance could be on the
order of 1/3 or less of the self-inductance and since we do not have routing information here to
calculate the exact value, we consider it as lumped inductance.
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for block Í .
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Block kÍ can work properly only when the inductive induced voltage drop from
package to ﬀi* and from ﬀi* to kÍ do not exceed this bound. Figure 4.4 shows the
relationship between power supply bump and circuit block.
Pi
Li
Bj
Vj
(dI/dt)j
Lij
Px
Figure 4.4: The relationship between power supply bump and circuit block. The
circuit block can obtain power from several power supply bumps, as long as the
noise constraint holds.
4.2.3 Problem Formulation
The goal is to search for feasible power delivery distributions with the re-
duction of the distance between power supply bumps and circuit supply connections
and power supply noise minimization, i.e., we try to satisfy the demand of power for
every block with delivery path resistance bounded and avoid possible power supply
noise during oorplanning. In area-array designs, I/O pads/cells can be placed in-
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side the die and they need to be driven directly by power sources. In that case, we
can simply treat I/O pads/cells as small circuit macros in our problem formulation.
Problem 4.2.1. Given a oorplan of 1 blocks  " ´9´9´  and their minimum power
requirements µ
"
³´9´9´%µ

, respectively, and given a set of / power supply bumps
ﬀ
"
³´9´9´)ﬀi¶ and the maximum power they can deliver Ê
"
´9´9´
Ê
¶ , respectively, nd
a feasible solution such that each circuit block %Í obtains µÍ units of power from
power supply bumps, and each power supply bump ﬀ* delivers Ê * units of power
or less. In addition, the resistance of delivering path from power supply bumps
to blocks should be bounded. Meanwhile, the power delivery assignment needs to
meet the
 
I noise constraint:
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where those symbols are dened in Section 4.2.2.
4.3 Power Supply Planning with Noise Avoidance
In order to handle the power supply planning problem along with static IR-
drop and noise constraints to be met, we need to develop reasonable and efcient
strategies to deal with the constraints. In this section, we dene feasible power sup-
ply region (FPSR) to consider IR-drop requirement, then introduce the construction
of special network for power supply planning based on FPSR with noise avoid-
ance. In preserving the advantage of polynominal time max-ow algorithm, we
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also develop an effective algorithm to deal with
 
I noise constraint. In addition,
we introduce power zones to further reduce the size of the network graph.
4.3.1 Feasible Power Supply Region
We try to bound the resistance between a block and its power sources to
reect IR-drop effect. Given the current and the upper bound on
 
V for a block,
we can derive a region which is an expansion of the block in all four directions by a
distance - . Such a region is referred to as the feasible power supply region (FPSR)
for the block. Only the power supply bumps within the FPSR of a block can deliver
power to the block. In Figure 4.5, the FPSR of block ³ is within the dashed lines,
meaning four bumps ﬀ
"
-ﬀi can supply power to block  .
p3b1
p1
p4
b2
p5 p6
p2
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r
r
Figure 4.5: A oorplan and the available power supply bumps. A circuit block can
use the power supply bumps within its feasible power supply region (FPSR).
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4.3.2 Constrained Network Formulation
In this subsection, we then construct a special network graph and run a
modied max-ow algorithm [2] based on FPSR to solve the problem. The graph
consists of two kinds of vertices besides the source Ê and the sink Ë : the cir-
cuit block vertices %
5
Ä
"
%Gﬁﬁ%

Ì and the power supply bump vertices
½5
ÄKﬀ
"
ﬀ$ﬁﬁ)ﬀi¶ïÌ . To simplify the presentation, we use the same name for a vertex
and for the corresponding circuit block or power supply bump interchangeably.
The network graph Á
5

 
%¿W
 is constructed as follows. There is an edge
from the source Ê to every power supply bump vertex and there is an edge from
every circuit block vertex to the sink Ë . The edge capacity from the source Ê to
a power supply bump vertex ﬀÞ* is Ê * , which is the maximum power that can be
delivered by ﬀi* . The edge capacity from a circuit block vertex %Í to the sink Ë is µCÍ ,
which is the minimum power that is required by %Í . There is an edge from ﬀ$* to Í
if ﬀi* is inside the FPSR of Í . If such an edge exists, the edge capacity is set to

.
We wish to nd the maximum ow from the source Ê to the sink Ë that satises the
edge capacities and mass balance constraints at all nodes. We can state the problem
formally as follows.
Maximize &
subject to
'
Í( D)
Ï
ﬁ³Æ*
*Í,+
'
Í-( D
Ï
)ﬁ³Æ*
Í*/.
0
13254
for 6 .87
9
for all 6;:=< +?>ﬂ7A@CBﬀD
+
4
for 6 .EB
(4.1)
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We refer to 7 = Ä7i*ÍÌ satisfying (4.1) as a ow and the corresponding value
of the scalar variable  as the value of the ow. 7Þ*Í is the amount of power units
delivered from ﬀ$* to Í , e7i*Í

5
ﬂ if 7i*Íþ2 d , e7i*Í

5
d otherwise. 
ﬀ
«

Í is
the maximum rate of current change during transition at %Í . îB* is the parasitic
inductance for ﬀ$* and îf*Í is the effective wire inductance from ﬀÞ* to the center of
kÍ . üiÍ is the set of all power supply bumps that connect to %Í and
 ! 
Í is the upper
bound on
 
V for Í .
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Figure 4.6: The network graph captures the power demand of the circuit blocks and
the power that the amount of power supply bumps can provide in Figure 4.5.
Figure 4.6 illustrates the construction of the network graph for the oorplan
example in Figure 4.5. Block  can obtain power from power supply bumps ﬀ
"
-ﬀi ,
as shown in Figure 4.5. The feasible power supply regions of block 
"
and  are not
shown in Figure 4.5, where block 
"
can obtain power from power supply bumps
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ﬀ"
and ﬀ$ , and block  can obtain power from power supply bumps ﬀg -ﬀ$ä . Note
that in Figure 4.6 some power supply bump vertices can be connected to two circuit
block vertices or more because a power supply bump can supply power to several
circuit blocks at the same time, as long as the demanded power never exceeds the
maximum power that can be delivered by the power supply bump.
Any ow from the source to the sink in the network assigns power delivering
from a power supply bump to a circuit block. If there is a feasible power supply
planning solution satisfying all power requirement of the circuit blocks, the total
ow on every edge from the source to a circuit block should equal to the edge
capacity. It can be shown that our network ow algorithm optimally solves the
power supply planning problem if we do not consider the other constraint we have
introduced. We have the following theorem.
Theorem 4.3.1. A maximum ow in the network graph corresponds to a power
supply planning solution which maximizes the amount of power delivered from the
power supply bumps to the circuit blocks. A feasible solution with respect to FPSRs
for all blocks exists if and only if all edges from the circuit block vertices to the sink
are saturated.
As can be seen in the problem denition, the side constraints are non-linear,
so it may be treated as NP-hard or approximately NP-hard problem. We cannot
use min-cost max-ow/min-cut or maximum bipartite matching algorithms to op-
timally solve this problem. In the following section, we introduce an efcient yet
effective algorithm to minimize the violations of
 
I noise constraint and still obtain
maximum ow.
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4.3.3 Priority Augmenting Path Algorithm
In this subsection, we describe a priority-based heuristic to deal with power
supply noise constraint in max-ow algorithm. In Ford-Fulkerson method [22],
we try to nd any augmenting path to increase the ow. However, randomly pick
feasible augmenting path may cause serious violations for noise constraint in power
delivery planning. Figure 4.7 shows the constraint violation example when not
carefully augmenting the ow. Due to this observation, we implement an efcient
algorithm to decide the order of nding augmenting paths based on the priority
assigned on the edges between power supply bump vertices and block vertices in
our network.
The main point is that we want to choose a path or edge with either low
inductive induced voltage drop or large
 
V for the block to augument the ow. The
reason for low inductive induced voltage drop is obvious: we want to deliver power
via low voltage drop to blocks; the reason for large voltage tolerance of blocks on
inductive induced voltage is that delivering power to small
 
V blocks is harder
due to cleaner power supply requirement. We use the following implementation to
realize these two reasonings.
We assign the cost rst to reect the rough inductive induced voltage drop
without the effect of sharing power demand of the block. The cost for edge C*Í from
ﬀi* to Í is ÎK*Í
5

ﬀ
«

Í?{¥)îf*
@
îf*Í
 . We then assign priority values for the edges
between ﬀ$* and Í as follows. Note that for forward and backward direction of
edges, we should assign different priority values so that the preferred augmenting
path can be found. For forward direction, the priority value
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backward direction, the priority value h¥Í*
5
g
Ï
¦
)
Ï
@ñ ! 
Í , where
b
Í is the current
number of power supply bumps which deliver power to block KÍ . b Í needs to be
updated whenever we obtain an augmenting path and augment the ow since the
intermediate ow solution has been modied.
During the process of nding an augmenting path, we can use the prior-
ity values to select a preferred path. In this way, nding augmenting path which
minimizes the violations of noise constraint can be accomplished. We have the
following algorithm.
Algorithm Priority Augmenting Path
begin
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5
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end
In the algorithm, 7 is the ow vector, Á\7}
 is the residual network, -*Í is the
residual capacity for edge 9*Í , and y is the residual capacity of the augmenting path
, [2].
4.3.3.1 Complexity Analysis
We use Edmonds-Karp algorithm to implement pure max-ow problem, the
runtime is a\
< J<Ö<
¿
<


 [22]. To be more specic, the number of iterations is at
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most aR
< 0<Ö<
¿
<

 and each iteration of Ford-Fulkerson method can be implemented
in aR
<
¿
<

 time using breadth-rst search (BFS). We can use Fibonacci heap to
implement priority queue and obtain logarithmic runtime in operations. In addition,
the dequeue and enqueue operations in BFS both take aRﬂ
 time originally, but in
our proposed algorithm, they take aR
	}
< 0<

 time. The update of the number of
power supply bumps which deliver power to blocks can be done in aR
< 6<<
¿
<

 since
they are only updated when we obtain augmenting paths. The runtime of the priority
augmenting path algorithm hence is a\
< J<Ö<
¿
<

< J<
	}
< 6<k@ <
¿
<


 time. We have the
following corollary.
Corollary 4.3.2. The priority augmenting path algorithm with prioritized breadth-
rst search solves max-ow problem and heuristically minimizes side constraint
violations in aR
< 0<
	}
< E< @E<
¿
<

 time. Hence the modied Edmonds-Karp algorithm
runs in aR
< 6<<
¿
<

< 0<
	}
< 6<@A<
¿
<


 time.
4.3.4 Graph Reduction by Power Zones
Although the proposed approach runs correctly, there can be numerous power
bump vertices in the network graph when the number of the power bumps is large,
making the graph size large. In this subsection, we introduce power zones to re-
duce the network graph size. A power zone represents the collaborative efforts of
the power bumps in the proximity. By introducing power zones, the power bump
vertices are dropped from the graph. This simplication gives a power supply plan-
ning as good as the method previously described, but at a reduced CPU time for
running the network ow algorithm.
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Precisely, power zones are the disjoint regions bounded by the boundaries
of the FPSRs (See Figure 4.8). The network graph is then constructed as follows.
Similarly, there is an edge from the source Ê to every power zone vertex and there
is an edge from every circuit block vertex to the sink Ë . Again, the edge capacity
from the a circuit block vertex * to sink Ë is still µ'* . However, the edge capacity
from source Ê to power zone vertex ~Í is set to be the sum of the maximum power
the power bumps inside the corresponding power zone can deliver, i.e., V ©#
ﬁﬂ
Ï
Ê
z .
There is an edge from zone ~9* to block Í if ~³* is inside the FPSR of Í . If such an
edge exists, the edge capacity is again set to be

.
Here we show a way to obtain power zones out of a oorplan. First, we
allocate a zone index (which is a binary number) for each power bump. Depend-
ing on which FPSRs a power supply bump is contained, a proper zone index is set.
This can be done by setting the bits (in the binary number) corresponding the FP-
SRs containing the power supply bump to be one, and keep remaining bits to be
zero. The detail of this is best explained by an example.
Consider a oorplan in Figure 4.8. The power supply bump ﬀ is contained
by the FPSRs of blocks  , G and G . We set rst, second and fourth bits in the
binary number to be one and keep other bits to be zero. Therefore, the zone index
of ﬀ is set to 
¤
dﬂﬃﬂﬃﬂd . Similarly, the zone index of ﬀ
"	"
will be 
¤
dﬂﬃﬂﬃﬂd . Therefore
they are in the same zone. On the other hand, the zone index of ﬀ
"
 will be K¤ªdﬂ9dﬂ+ﬂ
since ﬀ
"
 is inside the FPSRs of blocks 
"
,  and G . Because the zone index of
ﬀ
"
 is different from those of ﬀ and ﬀ
"	"
, ﬀ
"
 is in different power zone. By sorting
power supply bumps according to the zone index, power bumps in the same power
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zone can be easily grouped into clusters in aR/
	}
/ 
 time.
4.4 Floorplanning with Power Supply Planning and Noise Avoid-
ance Design
Our oorplanning algorithm with simultaneous power supply planning and
noise avoidance is based on the Wong-Liu oorplanning algorithm [65]. Recall
that the Wong-Liu algorithm uses Polish expressions to represent oorplans and
searches for an optimal oorplan using simulated annealing by iteratively generat-
ing Polish expressions. Once a Polish expression is examined, the shapes of the
blocks are optimized and the total wirelength is used as the interconnect cost. In
addition to optimizing total wirelength and chip area, we propose to perform si-
multaneous power delivery planning and power supply noise avoidance design with
respect to the current oorplan being considered and in result to obtain a much
better oorplan with less power supply noise constraint violations.
We choose to optimize the oorplan in xed die context, but our approach
can also comply with the objective of minimizing chip area in oorplanning. In fact,
it is intuitive to implement this feature in shape curve computation. During shape
curve computation of the oorplan generation in minimal area and wirelength, we
can search for the nearest point on the nal shape curve to match the given as-
pect ratio of xed die. In this way, we will not obtain the solution which has too
small value of x or y dimensions in shape curve, and eventually we can obtain the
oorplans which are inside the xed die.
The cost function used to evaluate a oorplan in [65] is t @Juw , where t is
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the total area of the packing,
w
is the half-perimeter estimation of the interconnect
cost, and
u
is a constant which controls the relative importance of these two terms.
In this chapter, we use the cost function Uât
@òYcw @ò[
for oorplanning with si-
multaneous power supply planning and noise avoidance, where t can be either total
area of the packing or xed die penalty if using xed die implementation, which is
zero if the area of oorplan is within the xed die and is the difference between
the area of current oorplan and xed die area otherwise,
w
is total wirelength
estimation4, and

is the power supply cost penalty, which is positive if the current
oorplan cannot nd max-ow solution and/or obtain the violations of power sup-
ply noise constraint. The coefcients U ,
Y
, and
[
are weighting parameters and can
be changed due to the importance of the terms.
4.5 Experimental Results
We have tested our approach on some MCNC building blocks benchmarks.
All experiments were carried out on 650MHz+ Pentium-III processor. The mini-
mum power required by a circuit block and the max rate of current change during
transition at a circuit block are roughly proportional to its area. The power supply
bumps are in a regular array structure and the maximum amount of power they can
deliver are all the same since C4 provides uniform power distribution. (In fact, our
approach can be applied to other equivalent structures.) The values of parasitic and
wire inductance and other technology parameters are from ITRS’97 roadmap [1],
4Here we use simplified model for timing constraint since we consider floorplans which need
immediate attention to power supply planning and signal integrity issues.
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.18 . m. As for bump pitch, we use the scaling number from [8]. In order to show
the effectiveness of our approach, we implement three algorithms: the traditional
approach without any power supply planning consideration [65], the approach with
rough IR-drop requirement consideration in power supply planning (in [35]), and
feature approach in simultaneous power supply planning and noise avoidance.
Table 4.1: Comparison of our approach with [65] and [35] on MCNC benchmarks.
The wirelength data are described in Section 4.5.
Traditional Floorplanner with Power Simultaneous
Floorplanner [65] Supply Planning [35] PSP-NA
Data Block# IR-drop Noise IR-drop Noise Time IR-drop Noise Time
Vio(%) Vio(%) Vio(%) Vio(%) (hr) Vio(%) Vio(%) (hr)
apte 9 0 54 0 54.6 0.2 0 3.9 0.24
xerox 10 0 61 0 63.2 0.6 0 9.1 0.44
hp 11 27.3 66 0 61.4 0.11 0 7.3 0.1
ami33 33 31.3 48 3.1 47.4 1.3 3.1 10.1 1.7
ami49 49 4.1 61 0 45.5 3.6 0 7.6 3.74
Average 12.54 58 0.62 54.2 0.62 7.6
Table 4.1 shows the comparison between the oorplans obtained by our ap-
proach, those obtained by a traditional oorplanner in [65] without any power sup-
ply planning consideration, and those obtained by the approach (in [35]) with only
supply-demand power supply planning consideration during the annealing process.
All the oorplans obtained are within a xed die area with 7% dead space. We use
IR-drop violation and noise violation (in percentage) to reect the effectiveness.
Since we use FPSR to bound the power delivering path’s resistance to prevent static
IR-drop violation, we thus use a percentage, which is the number of blocks which
obtain insufcient power due to IR-drop effect divided by total number of blocks,
to show IR-drop requirement violation.
 
I noise constraint violation percentage
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is the number of power supply bump-block edge constraint violation normalized
by the number of total power supply bump-block edge in the network. From Fig-
ure 4.7, we can see that if there is no violating edge in the network graph, the
 
I
noise constraint violation percentage is 0%. The oorplans obtained by applying
our approach have much less IR-drop violation, over 50% improvement on
 
I noise
constraint violations and less than 5% of total wirelength increase in average com-
pared with the oorplan obtained in [65]. We have listed the CPU time for those
benchmarks, in which we spent less than 4 hours for ami49.5
4.6 Concluding Remarks
We have presented an approach to simultaneously solving power supply
planning and noise avoidance in oorplan design. The efcient yet effective priority-
based heuristic we have introduced ensures the polynomial time max-ow algo-
rithm for this difcult problem and experimental results are encouraging. With
slight increase of total wirelength, we can obtain big improvement on IR-drop and
 
I noise constraint violations in the oorplanning stage.
5Note that the running time for both power supply planning algorithms are around the same scale,
meaning the complexities are about the same.
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Figure 4.7: Numeric examples include two max-ow solutions of the network graph
from Figure 4.6. Those number are calculated from technology and given IP param-
eters. (a) The solution with randomly choosing augumenting path. The darker num-
bers and the edge show that there is a
 
I noise constraint violation. The number
on the edge is the amount of ow on that edge. The number inside the parentheses
on the edges between power supply bumps and blocks is the amount of inductive
induced voltage drop on that edge. The number inside the parentheses above the
block node is the upper bound on
 
V for the block. For example, ﬁﬀﬂ+%ﬂC
 has
0.15mV for inductive induced voltage drop, which does not exceed
 ! "
=0.23mV.
But for ªﬀÞ#%&'
 , it has 0.3mV, which exceeds
 ! 
 =0.23mV, indicating a viola-
tion. (b) The solution using the algorithm in Section 4.3.3. There is no   I noise
constraint violation.
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Figure 4.8: The power zones in a oorplan.
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Chapter 5
I/O Buffer Site Placement in Area-Array IC Design
I/O placement has been a concern in modern IC design. Due to ip-chip and
multi-chip module technologies, I/O can be placed throughout the whole chip with-
out long wires from the periphery of the chip. However, because of I/O placement
constraints, which includes excessive power demand and voltage drop, and the de-
cision of positions for placing I/O buffers in an existing design being critical, I/O
buffer placement becomes a pressing problem. Meanwhile, it is costly to build an
I/O buffer site in a design, which can accommodate a certain amount of I/O buffers,
according to modern design methodology. In addition, the wirelength cost mini-
mization also needs to be considered while placing I/O buffers. In this chapter, our
objective is trying to minimize the number of I/O buffer sites and to decide their
positions in an existing standard cell placement. We formulate it as a minimum
cost ow problem minimizing U
w @ Y
, where
w
is the total wirelength of the
placement and

is the total voltage drop in the power network. The experimental
results are encouraging.
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5.1 Introduction
With today’s advanced ICs manufacturing technology in DSM environment,
we can integrate entire electronic systems on a single chip. Since more I/Os are
needed in current designs, I/O placement has been a major concern in designing
high-performance ICs. Flip-chip and MCM technologies now allow high-performance
ICs and microprocessors to be built with many more I/O connections than in the past
[10, 11], among which area-array bonded connection (Figure 5.1) is considered a
better choice [40, 55]. Since area-array style allows I/O buffers to be placed any-
where on the die, we need to be aware of I/O buffer placement constraints, which
includes power delivery problem since I/O buffers are power-demanding, to better
the design. Another constraint in modern methodology is the cost for building I/O
buffer sites in an existing cell placement.
There were some approaches/methodologies for this problem. In [8, 26, 67,
71], similar methodologies for I/O cell placement and electrical checking using
ip-chip technology have been presented. They also have graphic or interactive I/O
placement tool to provide some constraints checking, trying to avoid hot-spot prob-
lem. Recently, [30] further developed a greedy algorithm to place I/O buffers in an
ILP formulation of voltage drop constraint. In [36], they utilized area I/O ip-chip
packaging to minimize interconnect length, which is a major metric for cell and I/O
placement optimization. However, those approaches failed to consider the building
cost of I/O buffer sites. There is a certain amount of cost to generate an I/O buffer
site, which can be treated as a cluster of I/O buffers. If we just place I/O buffer
in greedy ways [26, 61], which is to greedily minimize IR drop and wirelength by
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RAM
RAMLogic CellArea
I/O Signal Routing
(Pad Transfer Metal)
Signal bump Power andGnd bumps
I/O Buffers
Figure 5.1: Area-array footprint ASIC. The Vdd and Gnd bumps are uniformly dis-
tributed across the die with signal bumps in xed interspersed locations. I/O buffers
are associated with some specied signals bump and connected by pad transfer
metal.
placing them near the signal bumps and power bumps, such approaches will end up
generating more I/O buffer sites and increasing the design cost.
In this chapter, we study the problem of I/O buffer site placement in area-
array application specic IC (ASIC) designs and propose an algorithm to solve the
problem with respect to design cost reduction. Our objective is to reduce the number
of I/O buffer sites and to decide their positions in an existing standard cell place-
ment. We formulate it as a min-cost maximum ow problem minimizing U
w=@ôY
,
where
w
is the total wirelength of the placement and

is the total voltage drop in
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the power network. We also describe an approach to utilizing the result of I/O buffer
site planning, in order to further re-place some cells for wirelength minimization. It
is based on the force-directed approach in [25, 53, 57].
The rest of the chapter is organized as follows. Section 5.2 describes the
I/O buffer site placement considerations and problem denition. The algorithm for
I/O buffer site planning is presented in Section 5.3. Section 5.4 shows an approach
to rening existing cell placement by using the result of I/O buffer site planning.
Experimental results are shown in Section 5.5 and concluding remarks are presented
in Section 5.6.
5.2 I/O Buffer Site Placement in Area-Array IC Design
In order to keep up the performance in technology advances, ip-chip and
MCM technologies now allow high-performance ICs and microprocessors to be
built with many more power and I/O connections than in the past, among which
area array bonding is considered a rather better one. Besides helping solve the
power delivery engineering problems, to effectively alleviate voltage drop problem
we need to focus on the placement of highly power hungry buffers, I/O buffers.
Since area-array style allows I/O buffers to be placed anywhere on the die, we need
to be aware of I/O buffer placement constraints to better the design.
The design will suffer mainly hot-spot problem [30] and long interconnect
length [36] if not carefully planning I/O buffers. From the footprint of ASIC in
area-array design (Figure 5.1 in [8]), I/O buffers are placed near signal bumps, one
I/O buffer is connected to one signal bump. Those buffers also need to be placed
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near power bump to consume power, avoiding large IR drop and long interconnec-
tions. Furthermore, some areas can not be used for placing I/O buffers, such as
RAMs. [30] lists the placement constraints, mainly keeping voltage drop below the
threshold in power sources when placing I/O buffers.1
The analysis of the effect of I/O buffer placement on the performance of
power grids requires modeling the grids as well as the power sources and drains [30,
46]. For efcient analysis of power supply network, power grids are modeled as
linear RC networks, power sources are modeled as simple constant voltage sources,
and power drains are modeled as independent time-varying currents (Figure 5.2).
On-chip inductance is ignored for now since it is too small to affect the analysis
results in today’s technology.
DCDC
DCDC
Figure 5.2: Power supply network in area-array design for efcient analysis. Power
grids are modeled as linear RC networks, power sources are modeled as simple con-
stant voltage sources, and power drains are modeled as independent time-varying
currents.
We adopt part of the analysis and argument in [30] for solving I/O buffer
1However, we have ignored some other I/O placement constraints - many of which have yet to
be precisely characterized - that arise from decoupling and ESD requirements.[9]
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placement problem. The behavior of the system can be expressed in the modied
nodal analysis (MNA) [51] formulation as the following ODE:
Á7
@þq
7
5
mOË%

where 7 is a vector of node voltages and source currents, Á is the conductance
matrix,
q
includes the capacitance terms, and mOË%
 includes the contributions from
the sources and the drains. Applying backward euler (BE) numerical integration,
we can express the resultant linear equations as:
ts7Ë
@
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where t
5
Á
@yq
F+ . The system matrix t can be shown to be symmetric, and
further reformulated to be nonsingular Ł -matrix [6]. Since the DC solution is a
prudent, conservative, and pratical approach to the problem, the system equation
becomes ts7
5
m , where t
5
Á . What we care is the voltage drop in power grids,
so we reformulate the equation as t{
5
 , where 
5ù í>
7 is the vector of voltage
drops and  is the vector of current sources. In other words,  can be seen as the
following:
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where z is the current associated with buffer )(+z and µ'*Éz
5
ﬂ if h(z consumes the
power from node ﬀ$* , µ*åz
5
d otherwise, 1 is the number of I/O buffers. Therefore,
the relationship between the voltage drop at node ﬀÍ and all the entries of the vector
 is:
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where ­ l
"
Í*
is the element on the row  and column  of the inverse of system ma-
trix t l
"
, / is the number of nodes. The problem is to place a given set of I/O
buffers while suppressing the voltage drop to below the user-specied voltage drop
thresholds, denoted by ¶
kç
.
On the other hand, generating minimal number of I/O buffer sites is another
major objective during cell placement. There is a certain amount of cost to generate
an I/O buffer site, which includes the setup of extra space to accommodate cells and
power delivery path. If we just place I/O buffer in greedy ways, which is to greedily
minimize IR drop and wirelength by placing them near the signal bumps and power
bumps, such approach will end up generating more I/O buffer sites and increase the
design cost.
The problem IBSP(I/O Buffer Site Planning) is described as follows.
Problem 5.2.1. IBSP: Given an existing standard cell placement with cell dimen-
sions and positions, a set of I/O buffers (which also includes the set of correspond-
ing signal bumps) 'a 5 Ä)( " ³´9´9´%h(  Ì and the current * associated with I/O
buffer h(* , a set of power bumps Ł5 ÄKﬀ " )ﬀ$9´9´9´})ﬀi¶Ì , a user-specied voltage
drop threshold vector ¶
kç
, the system matrix t for power network, a certain cost
of building one I/O buffer site, and a set of nets b 5 b "x b   ´9´9´  b z , nd a so-
lution to simultaneously reduce the number of I/O buffer sites, the total wirelength
for the placement, and voltage drop threshold violation for power network.
We divide the whole die into bins based on signal bumps. Each bin has a
certain amount of area for accommodating I/O buffers, based on the dead space
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or other pre-planned free space in existing placement. For some bins which are
occupied fully or partially by memory blocks, the area of corresponding bins will
be zero or less than a certain amount. We dene ¾
5
ÄC
"
´9´9´G

Ì to be the set
of regions that the buffer )(* can possibly draw current from, which is shown in
Figure 5.3, similar to [35]. Each region contains a set of power bumps that the
I/O buffer can use. In next section, we introduce a cost function to minimize the
wirelength and total voltage drop in power network and present an algorithm to
solve the proposed problem with clustering the I/O buffers into buffer sites.
Signal bump
Power bump bin
Power bump
I/O
Buffer
Possible current
drawn region
Figure 5.3: The relationship between signal bump, power bump, power bump bin,
I/O buffer possible positions, and possible current drawn region.
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5.3 The Algorithm
We rst construct a network graph with embedded cost function and run a
min-cost ow algorithm [2] to obtain the solution. The network graph Á 5   K¿W

is constructed as follows, also see Figure 5.4 for illustration.
s t
Signal bump
(I/O buffer)
Power bump
bin/region
1
1
1
1
1
Figure 5.4: Network construction for IBSP. Some signal bump (corresponding I/O
buffer) vertex h(* only connects to power bump bin vertices which are inside the
possible current drawn region for h(* .
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Ì is the set of I/O buffers (each one has corresponding
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i* is the corresponding possible current drawn region for )(+* .
3. Edge capacity: ,  Ê %)(*

5
ﬂﬃ
,
)(*))ﬀ'Í³

5
ﬂﬃ
,
ªﬀ'Í9Ë%

5"

81
4. Vertex Capacity: , ﬁﬀ$*
 = upper bound of the number of I/O buffers that bin
ﬀi* can accommodate. Other vertices are incapacitated.
5. Cost function:
q
h(*	)ﬀ'Í³

5
U
w
*Í
@3Y
* V
¶
zK¼
"
­
l
"
z	Í
, where
w
*Í is the wire-
length estimation if I/O buffer )(* is placed at bin ﬀ'Í , along with the compu-
tation with other internal logic modules or cells, ­ l
"
z	Í
is the element on the
row ~ and column  of the inverse of system matrix t l
"
. For other edge
 ¹»¿\
q
)C

5
d
Note that we need to capacitate power bump bin vertices and classical net-
work ow problem only capacitates edges. This can be resolved by splitting the
capacitated vertex - into two vertices -C¤ and -¤ ¤ , adding an edge -C¤Ö%-¤ ¤
 with capac-
ity , -
 and cost 0, and turning the original edges _m%-
 and -%i
 into edges _m%- ¤ 

and - ¤ ¤ %i
 respectively (Figure 5.5).
r
r’ r"
U(r)
(U(r),0)
Figure 5.5: Vertex splitting for capacitated vertices. The new edge has capacity
,
-
 and cost 0 [66].
Any ow in the network can be mapped into an I/O buffer planning site
solution for a subset of given I/O buffers. If a ow á exists and
<
á
<5
1 , we can
assign all I/O buffers to buffer sites in given power bump bins. And since the cost
of the ow is the cost for the solution of I/O buffer placement, minimum cost ow
82
guarantees a solution with minimum total cost U
w @yY
, where
w
is the total
wirelength and

is the total voltage drop in power network. The total capacities of
edges going from source vertex Ê is 1 , so the maximum ow
<
á+¶
kçi<e5
1 . We have
the following theorem.
Theorem 5.3.1. A min-cost ow á in Á corresponds to an I/O buffer site planning
solution to IBSP problem with minimum total cost: U
w @|Y
. A min-cost maximum
ow assigns all I/O buffers in IO with minimum total cost.
Here is the algorithm IBSP-McMaxow (IBSP problem solved by Mini-
mum cost Maximum ow algorithm).
Algorithm IBSP-McMaxow
1. Construct the network graph G.
2. Assign capacities U and cost C.
3. Apply min-cost maximum flow algorithm on G.
4. Derive the I/O buffer site planning solution.
Finding a min-cost maximum ow in a network is a classical problem for
which several polynomial-time optimal algorithms are available [2, 22]. We use
capacity scaling algorithm to solve the network in aR/
	}
,

G/
@
1
	}
1

 time
[2], where n = < 0< , m = < ¿ < , and U is the upper bound of the edge capacity.
Here we have presented an approach to clustering I/O buffers to buffer sites
in order to reduce design cost. Since we estimate utilizable space for buffer sites in
power bump bins, we need to move part of the existing cells around to accommodate
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the sites. In next section, we propose a method to further rene the whole placement
by using the result of I/O buffer site planning.
5.4 Cell Re-Placement from I/O Buffer Site Planning
We propose an approach to better the existing placement, based on force
directed placement described in [25, 53, 57]. Force directed placement explores the
similarity between placement problem and classical mechanics problem of a system
of bodies attached to springs. In this method, the blocks connected to each other
by nets that are supposed to exert attractive forces on each other. The magnitude of
this force is directly proportional to the distance between the blocks.
The cells are usually categorized as movable or xed and the I/O buffers are
considered xed. Let %
5
Ä
"
´9´9´

Ì be the cells. We also have a set of I/O buffer
sites 'a
5
Ä)(
"
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 be the Cartesian coordinates for * and h(9* ,
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. Let  *ç be the
total force enacted upon G* and h(9* by all other cells or I/O buffers in 7 -direction.
Then the force equations can be expressed as:
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where ~ﬃ*Í is the attractive constant between cells and/or I/O buffers and ~'*Í
5
d if

5
 or they are not connected; +~ﬃ*Í
5
ﬂ when ~ﬃ*Í
5
d , and C~ﬃ*Í
5
d when ~+*Í
5
ﬂ ;
û is the repulsion constant. The formulation of the force equation in 8 -direction is
the same as in 7 -direction.
The placement problem becomes a problem in classical mechanics and the
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variety of methods can be applied. One method to solve for the set of force equa-
tions is to set the potential energy equal to V



*ª¼
"
 

*
ç
@

*

 , and apply the un-
constrained minimization method, such as Fletcher-Reeves method [37], since the
solution correspond to the state of zero potential energy of the system.2 The illus-
tration of the approach is in Figure 5.6.
I/O Buffer
Signal Bump
Logic Cells
Connecting Nets
(Force Attraction)
Figure 5.6: Force-directed based cell re-placement. With xed I/O buffer locations,
use force attraction to rene existing placement.
5.5 Experimental Results
We have implemented our algorithm and run on 650MHz Pentium III ma-
chine. The existing cell placements based on some MCNC benchmarks (in Table
5.1) are obtained from the placer FENG SHUI in [39], with aspect ratio 1.0. Note
that the number of cells includes the number of terminals/IOs in Table 5.1.
2Note that this approach should be applied along with effective strategies for mixing standard
cells with macro cells (I/O buffer sites) and overlap-free placement.
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Table 5.1: Number of cells, nets, and IO/terminals in some MCNC standard cell
placement benchmarks.
Benchmark Cells Nets IOs
fract 149 163 24
struct 1952 1920 64
biomed 6514 7052 97
industry1 3085 2594 814
industry2 12637 13419 495
industry3 15433 21967 374
We have adopted the following abstract model of I/O regimes from [9] for
our experiments:
 I/O buffers must be placed exactly at pad locations, and any I/O buffer can be
placed at any pad location.
 No two I/O buffers can occupy the same location.
 For a design with I/O buffers and a rectangular core layout region, we x pad
locations with an array of locations spaced uniformly within the core layout
region.
The number of power bumps and signal bumps are scaled from IBM SA-27E area-
array copper technology [8].
Table 5.2 shows the experimental results of our approach on MCNC bench-
marks summarized in Table 5.1. Those results have been compared with a greedy
approach to minimizing wirelength and IR-drop. This approach [61] is that the area
array pads are placed at xed sites on the top layer and each of the I/O ports is
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routed to the closest pad. The voltage drop threshold violation percentage shown
in the table is obtained by the number of nodes whose voltage drop exceeds the
threshold normalized by total number of nodes. From the performance compari-
son shown in Table 5.3, we can obtain much less number of I/O buffer sites (up to
42.8% reduction) with slight increase percentage of voltage drop threshold violation
in power nodes. Those violation increases, possibly due to the trade-off between
wirelength and total voltage drop, can be eliminated by careful renement in lo-
cal cell and buffer locations. This table also shows the I/O wirelength comparison
results, meaning they are comparable in both methods.
Table 5.2: Experimental results of our approach on MCNC benchmarks summa-
rized in Table 5.1, compared with a greedy approach. With slight increase percent-
age in voltage drop threshold violation, much less number of I/O buffer sites can be
obtained in minimizing wirelength.
w/o Planning Planning
Benchmark # power # signal Time # i/o buf vol vio Time # i/o buf vol vio
bump bump (sec) site (%) (sec) site (%)
fract 156 132  1 22 3.8  1 21 1.9
struct 306 272  1 60 3.3  1 53 5.5
biomed 342 306  1 88 0.5 1 74 2.3
industry1 1116 1050 1 682 0.1 32 481 1.3
industry2 676 625  1 417 0.2 11 292 2.5
industry3 576 529  1 325 0.1 7 241 1.04
5.6 Concluding Remarks
We have presented an approach to simultaneously reducing the number of
I/O buffer sites, the total wirelength, and voltage drop threshold violation in existing
cell placement. We formulate the problem as a min-cost maximum ow problem
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Table 5.3: Performance improvement of our approach on MCNC benchmarks, com-
pared with a greedy approach [61].
Comparison
Benchmark # power # signal imp I/O WL
bump bump (%) (x)
fract 156 132 14.3 2.2
struct 306 272 13.2 0.62
biomed 342 306 18.9 1.16
industry1 1116 1050 41.8 0.002
industry2 676 625 42.8 0.98
industry3 576 529 34.9 1.35
minimizing U
w @ñY
, where
w
is the total wirelength and

is the total voltage
drop in the power network. The experimental results are encouraging. With slight
increase percentage of voltage drop threshold violation, we can obtain much less
design cost in I/O buffer site placement.
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Chapter 6
Conclusion and Future Directions
In this chapter, we briey summarize the overall results which are presented
in the preceding chapters. We also discuss several perspectives and future research
directions which are put aside from the dissertation due to time limitation on the
work.
We have proposed a method to integrate interconnect planning with oor-
planning. We perform pin assignment and fast global routing during every iteration
of oorplanning. We use a multi-stage simulated annealing approach in which dif-
ferent interconnect planning methods are used in different ranges of temperatures to
reduce running time. A temperature adjustment scheme is designed to give smooth
transitions between different stages of simulated annealing.
The oorplanning problems typically have relatively small number of blocks
but have a large number of nets. Since existing oorplanning algorithms use simu-
lated annealing which needs to examine a large number of oorplans, this has made
interconnect-centric oorplanning computationally very expensive. We have pre-
sented some approaches that can dramatically improve the run time of problems
with large number of nets and at the same time improve solution quality.
Without careful power supply planning in layout design, the design of chips
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will suffer from mostly signal integrity problems including IR-drop,
 
I noise, and
IC reliability. We have also proposed a method for simultaneous power supply
planning and noise avoidance in oorplan design. We show that the noise avoidance
in power supply planning problem can be formulated as a constrained maximum
ow problem.
I/O placement has been a concern in modern IC design. Due to ip-chip and
multi-chip module technologies, I/O can be placed throughout the whole chip with-
out long wires from the periphery of the chip. However, because of I/O placement
constraints and I/O buffer site building cost, the decision of positions for placing
I/O buffers has become critical. We have presented an approach to reducing the
number of I/O buffer sites and to deciding their positions in an existing standard
cell placement. We formulate it as a minimum cost network ow problem and it
can be further rened by force-directed approach.
Here we discuss some perspectives in solving big netlist oorplanning prob-
lem. The advantage of bounded-degree hypergraph-to-graph transformation ap-
proach is to optimally decompose multi-terminal nets into two-terminal nets due to
the constraint of pin-limit in logic blocks. However, this must associate with fairly
good pin assignment in order to perform good quality global routing. Besides, if we
can compensate some area to provide space, we can redistribute block pins and gen-
erate slightly different version in decomposition of multi-terminal nets. We could
also consider some other meaningful objectives to decompose multi-terminal nets.
One is that we can nd a way to get a decomposition so that we can overlap most
two-terminal nets. This is due to the consideration of relieving the congestion later
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in routing stage. Another one is to consider some pin placement constraint, such
as position constraint and signal direction, etc. Anothere possible objective is plan-
ning for timing optimization. If some nets are timing-critical, the decomposition
should pay attention to them, trying to meet the timing requirements.
We also have some remarks for Lagrangian relaxation global router. We
use Lagrangian relaxation as a heuristic to solve routing problem. The reason for
Lagrangian relaxation being a heuristic is that routing itself is NP-hard problem,
so we can not use this technique to optimally solve routing problem unless some
assumptions are made. In fact, the global router we use to solve Lagrangian relax-
ation subproblem is heuristically simple geometry router. In this way, we obtain
one upper bound for max overow by sequentially routing the nets. In [32], global
routing is formulated as an integer program. By relaxing the constraints into objec-
tive function, good lower bound for max overow is generated. Therefore, using
Lagrangian relaxation in planning wires is a fairly good choice.
The scaling of process technology and device and interconnect size has led
timing optimization techniques for VLSI circuits to become increasingly critical.
Floorplanning is a very important step in designing timing-efcient circuits. If a
oorplan is bad in terms of timing, even a very powerful router cannot help. One of
the critical problems in physical design, interconnect-centric oorplanning, as we
discussed in preceding chapters, is attracting more attention as technology moves
deeper into DSM and the timing convergence problem is getting more difcult.
Since some performance measures, like timing, power, congestion and routabil-
ity needed to be evaluated repeatedly, could be very time consuming in estima-
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tion, we need efcient and effective algorithms to take care of them. On the other
hand, it has been shown that buffer insertion techniques are successfully applied
in interconnect-centric timing optimization. The buffer insertion ability has been
incorporated into oorplan evaluation: buffer block planning methodology, im-
proved buffer insertion technique, and early resource planning. We can follow this
paradigm to achieve timing closure in oorplanning stage.
In designs nowadays, the importance of lowering power dissipation is given
comparable weight to reduced interconnect delay and area minimization. Two fac-
tors mainly contribute to this trend. First, the growth of portable applications which
demand high-speed computation and complex functionality with low power con-
sumption. Without low-power design techniques, current and future portable de-
vices will suffer from either a very short battery life or a very heavy battery pack.
Second, power dissipation in high-end ICs rises with increasing integration den-
sity and circuit speed. The resultant heat will increase the packaging and cooling
costs and shorten the life of ICs as well. The low power design methodology in
oorplanning should be applied.
Identically instantiated modules (or repeated modules) implement the same
mapping of logic functions from input signals to output signals and are identical
instantiations of the same module prototype. For repeated modules, replicated
design costs such as compilation, debugging, and simulation are reduced. Re-
peated modules have become popular in VLSI circuits for smaller problem size,
lower cost, and more feasible hierarchical design. They are making up a bigger
and bigger portion of new communications and signal processing chips. For ex-
92
ample, POWER4 microprocessor from IBM used total 4341 macros/blocks while
only 1015 macros/blocks are unique. Therefore, new design planning strategies are
clearly needed to optimize circuit performance in the presence of repeated mod-
ules. We plan to study the optimization problem in oorplan design with repeated
modules, trying to minimize the area and interconnect planning costs.
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